

Wireless World Circard

Series 8: Astable circuits

Almost every possible kind of astable circuit is covered in series 8, probably as a result of the interesting unified approach discussed in the article. The oscillator is depicted as a bridge network (Fig. 5) with one bridge arm providing positive feedback, the other negative feedback, the amplifier input differentially connected between the two centre points of the arms, and the output feeding the bridge to sustain oscillation. This approach allows one to see how the six configurations of Figs. 6 and 7 are really variants of the basic bridge circuit. Practical circuits based on Figs. 6 and 8 are given on card 5.

Five cards show other kinds of astable circuit constructed from logic elements, one being a hybrid in that discrete components are used to provide a constant charging current to cross-coupled monostables (card 11). A single-capacitor astable using t.t.l. NOR or NAND gates as inverters is useful up to frequencies of a few megahertz (card 7). Two other single-capacitor circuits, the c.m.o.s. inverter circuits of card 1 and the current-switching emitter-coupled circuit of card 9, both allow voltage control of frequency.

Whilst some logic astable circuits have poor frequency-supply voltage stability, most discrete-component circuits have a stability of the order of 1% per volt, and three have stabilities of less (0.46% card 10, 0.3% card 3, 0.2% card 5).

- Complementary m.o.s. astable circuit 1
- RTL astable circuit 2
- Complementary astable circuit 3
- TTL Schmitt astable circuit 4
- Operational amplifier astable circuit 5
- Astable blocking oscillator 6
- TTL dual inverter astable circuit 7
- Coupled logic gates astable circuit 8
- Emitter-coupled astable circuit 9
- Discrete-component Schmitt astable 10
- Dual-monostable astable circuit 11
- Astable circuit with f.e.t. 12

Astable circuits

Many circuits generating periodic rectangular waveforms depend on changing the charge on a capacitor. This rate of change of charge is frequently determined by an RC circuit, which inherently produces exponential waveforms when connected to a voltage source (Fig. 1). Such waveforms may be used to control the switching on and/or off instants of an active device.

An astable multivibrator using discrete




Fig. 1. Series RC produces an exponential waveform across the capacitor.




Fig. 2. Basic astable multivibrator. Variation of V_{BB} changes the period.





Fig. 3. Waveforms encountered in the circuit of Fig. 2, where C_1R_4 is longer than C_2R_3 .

components is a commonly occurring example of a circuit employing this principle (Fig. 2). This uses two transistors, cross-coupled via capacitors C_1 and C_2 . Normally this circuit has no stable states (they may be called quasi-stable states), but switches alternately from the one state of Tr_1 saturated, Tr_2 off, to the state of Tr_2 saturated, Tr_1 off. For a given value of V_{CC} , the rate of switching depends on the time constant C_1R_4 , C_2R_3 , and on the potential to which the base resistors R_3 and R_4 are returned. The more conventional configuration will return R_3 and R_4 to the $+V_{CC}$ rail to give a period independent of rail voltage.

Fig. 3 shows that the output rectangular waves available at the collectors are in anti-phase, and their mark-to-space ratio may be varied by adjusting the C_1R_4 and C_2R_3 time constants. Some astables are attractive due to the small number of components required, but they might be considered to have certain disadvantages. The use of a single CR network gives an output waveform having a non-unity mark-to-space ratio which may be difficult to closely control. Also a second anti-phase output is not available. A circuit using a single capacitor that overcomes these objections to an extent is the emitter-coupled astable of Fig. 4. In this arrangement, two emitter resistors are used to allow independent adjustment of the mark and space times of the two output waveforms.

Another group of astable circuits apparently different from each other fit into the form of the general bridge network shown in Fig. 5. The amplifier block is provided with two external

Fig. 4. A single-capacitor astable multivibrator providing mark-to-space ratio adjustment and antiphase outputs. Circuits using one capacitor are normally less flexible.



networks. One network, providing negative feedback, ensures that the d.c. conditions in the amplifier are such that it sits near the middle of its operating region where the gain is high. The other network, which provides positive feedback, forces the amplifier to switch between two distinct states. This amplifier block may comprise either a single differential-input amplifier or two single-ended types. In




Fig. 5. Basic diagram of the group of oscillators using both positive and negative feedback. The circuit is seen to be a bridge network with a sustaining amplifier.





Fig. 6. Two possible combinations of feedback types using a single differential amplifier.




Fig. 7. Four combinations of RC feedback and amplifiers used in the single-ended mode.

conjunction with the different combinations of feedback components, this leads to the apparently different configurations shown in Figs. 6 and 7. These circuits have been redrawn in Figs. 8 and 9 respectively to show their relationship to the bridge arrangement. Circuit 7(d) does not operate as an astable because it will permanently latch into one state, since positive feedback is applied across each single-ended amplifier.

The output waveform from an astable multivibrator is not necessarily rectangular. A self-retriggering action can be obtained by using an electronic switch to discharge a capacitor when its potential exceeds a preset d.c. bias which holds the switch open.

To provide circuits compatible with logic levels, many astables operate in their saturated mode to give well-defined voltage limits. This is achieved at the expense of the switching rate, but may be avoided by the use of current mode switching techniques.

Other applications demand long periods with accurately defined transition times, and this requires high stability passive components. Reasonably small value but stable capacitors can be used in conjunction with field-effect transistors to provide the long time constants necessary. It should be remembered that if an astable multivibrator has good frequency stability, it may prove difficult to synchronize it from an external source.

The reader will have noted that inductive timing elements are conspicuous by their absence. The reason behind this is that, in comparison with capacitors, inductors tend to be more costly and physically larger. One type of inductively coupled circuit worthy of mention is the astable blocking oscillator, which is capable of producing output pulses having a very small mark-to-space ratio.




Fig. 8. Circuits of Fig. 6 redrawn to show that they conform to the general bridge circuit of Fig. 5.





Fig. 9. The four twin-amplifier circuits are also examples of the general bridge circuit.


Complementary m.o.s. astable circuit



Typical performance

IC: CD 4007AE
 Supply: +10V
 R_f : 100k Ω ; R_s : 1M Ω
 C : 10nF; f : 424Hz
 Load resistance: ∞
 Supply current: 280 μ A

Square wave available at V_{out}
 Output excursion: 0.03 to 9.9V
 Mark-to-space ratio: 0.93
 Rise time: 200ns



Circuit description

This integrated circuit package comprises three n-channel and three p-channel enhancement-type m.o.s. transistors which may be arranged to form three separate inverters. The above circuit uses two inverters, the first inverter being biased to its amplifying region by resistor R_s , and in this region the loop gain is sufficient to initiate multivibrator action. When the output of inverter 2 goes high, the input is low and the input of inverter 1 is high. As the capacitor charges up via resistor R_f , the voltage across R_f , and hence the voltage applied to the gate of the first inverter, falls. When this voltage at the junction of C and R_f passes through the threshold value of the first inverter, its output becomes high, switching the output of inverter 2 to a low state. Capacitor C will now charge in the opposite direction via resistor R_f and when the voltage at the junction of C , R_f and R_s rises towards and crosses over the threshold level, the output of inverter 1 again

goes low, the output of inverter 2 is switched to the high state and the cycle repeats.

The waveform achieved is fairly symmetrical because the threshold point is close to half the supply voltage value. However, this means that the mark-to-space ratio is not unity, but this may be arranged by circuit modification. Resistor R_s also improves the frequency stability of the circuit with respect to supply voltage changes, and should be at least twice the value of R_f .

Component changes

- With supply of +10V, R_f of 100k Ω , and C of 2.2nF, mark-to-space ratio varies from 0.76 to 0.92:1 for R_s from 0 to 1M Ω .
- Components as listed in typical performance data but with finite load resistance R_L . Output pulse level falls, typically by 10% when $R_L = 2.2k\Omega$.
- Minimum value R_f for acceptable waveform: 6.8k Ω . Waveform improved by using third inverter as buffer. With R_s of zero, R_f : 6.8k Ω , C : 39pF, f is 610kHz (supply 10V). With R_s of zero, R_f : 10k Ω , C : 10pF, f is 650kHz (supply 10V). If supply is increased to 15V, f is 900kHz.

Circuit modifications

- Output waveform duty cycle may be controlled by replacing R_f with the arrangement shown left. The adjustment of this diode shunt causes the frequency of the circuit to vary, and another variable resistance can be added to compensate the change. If a 50% duty cycle is not obtained, reverse the diode D_1 .
- A voltage-controlled oscillator is obtained when R_f is replaced by the arrangement shown centre. With V_G in the range 0 to +10V using an n-channel device, frequency is variable from approximately 20 to 30kHz for a supply of +10V and R_f : 10k Ω , R_s : 100k Ω and C : 2.2nF.
- A simple way of synchronizing the circuit with an external source is shown right. Components R_x , C_x change the natural multivibrator frequency. With components shown, free-run frequency is 2220Hz increasing to 3985Hz when synchronizing components are connected but with zero source signal. Locking frequency range approximately 22/1 but can depend on level of synchronizing pulse. Suitable pulse level 0.5 to 1.0V.


Further reading

RCA COS/MOS Digital Integrated Circuits, SSD-203A, 1973, pp. 353-9.
 Low-speed astable uses c.m.o.s., *Electronic Components*, 6 April, 1973, p. 294.
 Clock oscillator for telemetry systems uses c.m.o.s. chip to minimize power drain, *Electronic Design*, vol. 20, 1972, p. 84.


Cross references

Series 8, card 3.
 Series 3, card 11

Circuit modifications




R.t.l. astable circuit



Typical performance

μL914 package contains
 —four 2N708-type
 — R_B of 450Ω ; R_C of 640Ω

External components:
 R_1, R_2 : $10k\Omega \pm 5\%$
 C_1, C_2 : $100nF \pm 10\%$
 Supply: 3.6V, 6.5mA
 P.r.f. 699Hz (see graph)
 Mark to space ratio: 1.06
 V_{out1} waveform as shown



Circuit description

The μL914 contains two identical resistor-transistor logic (r.t.l.) gates. In the above arrangement one input to each gate is not used, pins 2 and 3 being grounded to effectively remove Tr_1 and Tr_4 from the circuit. Transistors Tr_2 and Tr_3 are interconnected to form a cross-coupled astable which may be considered to be a two-stage amplifier with its output fed back to its input and having very high loop gain. The circuit is inherently self-starting; any dissimilarity however small between the two halves of the circuit causes one transistor to be off and the other saturated.

Consider Tr_2 on and Tr_3 off. In this state the circuit levels are: Tr_2 collector: $V_{CE(sat)}$, Tr_2 base: $V_{BE(on)}$, Tr_3 collector: $+V$ and Tr_3 base: approx. $-V$ due to the negative-going transition at Tr_2 collector. When switched from off to on the charge on C_1 cannot change instantaneously. C_1 's charge will then change with a time constant C_1R_1 , as its right-hand plate

attempts to change to $+V$ from $-V$. However, when this potential slightly exceeds $0V$, Tr_3 's base-emitter junction becomes forward-biased and it rapidly turns on, its collector voltage falling to $V_{CE(sat)}$. The negative step passes to Tr_2 base through C_2 switching Tr_2 off. The circuit is now in its other quasi-stable state. This action repeats continuously, producing antiphase square waves at Tr_2 and Tr_3 collectors. The off-times of Tr_3 and Tr_2 are given by $t_1 = 0.6931C_1R_1$ and $t_2 = 0.6931C_2R_2$ sec. The p.r.f. of the square waves is thus: $f = 1/T$, where $T = t_1 + t_2$. The mark-to-space ratio is adjustable by altering the ratio C_1/C_2 and/or R_1/R_2 .

Component changes

Useful range of supply $+1$ to $+6V$ (exceeds rating, not guaranteed).
 Frequency stability: $+2\%$ for $1V$ increase in supply, -3.5% for $1V$ decrease.
 Useful range of C_1 and C_2 : $220pF$ to $66\mu F$ (p.r.f. $\approx 1.4Hz$).
 Mark-to-space ratio: $6:8:1$ ($C_1:100nF, C_2:22\mu F$) to $1:8:5$ ($C_1:100nF, C_2:220pF$), $V_{out(max)}$: $1.8V$.
 Useful range of R_1 and R_2 : $2.2k\Omega$ to $33k\Omega$ (V_{out} distorted in "OV" region).
 Complementary square wave is available at V_{out2} .
 At either output $V_{out(max)}$ falls by 10% when loaded with $4.7k\Omega$.

Circuit modifications

● As p.r.f. and mark-to-space ratio depend on the C_1R_1 and C_2R_2 time constants, a variable-frequency square wave is obtained by switching in different, but equal, values of capacitance and varying the p.r.f. continuously with R_1 and R_2 in the form of ganged potentiometers. See circuit left, where R_1, R_2 are $2.2k\Omega$ and R_3, R_4 are $22k\Omega$. If only one resistor is variable, the mark-to-space ratio is variable but so also is the p.r.f.

● A modification allows the mark-to-space ratio to be made greater or less than unity by adjusting the position of the slider of R_5 (middle circuit) without changing the p.r.f. since $f = 1/T$ and $T = t_1 + t_2$. Hence, with $C_1 = C_2 = C$ and $R_1 = R_2 = R$ then $T \propto C(R + R_x) + C[R + (R_5 - R_x)] \propto C(2R + R_5)$ which is independent of R_x .

● Circuit on right shows modification to use only one capacitor. Useful ranges of C_1 and R_6 are $100pF$ to $100\mu F$ and 470 to $10k$ respectively. The circuit may be externally synchronized by positive pulses at Tr_1 or Tr_4 base and locks over a frequency range of at least 2:1. Minimum trigger pulse amplitude about $500mV$, minimum trigger pulse width about $200ns$.



Further reading

Fenwick, P. M., Pulse generator using r.t.l. integrated circuits, *Radio and Electronic Engineer*, 1969, pp. 374-6.


Cross references

Series 8, cards 8, 12.

Circuit modifications




Complementary astable circuit



Typical performance

Supply: +9V, 4.5mA
 Tr₁: BC126; Tr₂: BC125
 Diode: HP5082-2800
 R₁: 27kΩ; R₂: 47Ω

R₃, R₄: 1kΩ, C₁: 10nF
 P.r.f. 6.1kHz
 Mark-to-space ratio:
 49:1
 Rise time of V_{out2}: 1.2μs



Circuit description

When the supply is connected, Tr₁ base and Tr₂ collector are at a potential determined by the ratio R₄/R₃, which could be in the form of a potentiometer to set the upper level of V_{out1} and V_{out2}. The p.d. across C₁ is zero, so the base-emitter junction of Tr₁ is reverse-biased and both transistors are cut off. Capacitor C₁ begins to charge exponentially with time constant C₁R₁ causing the p.d. across it to rise towards +V_{cc}. When the capacitor voltage slightly exceeds the base potential of Tr₁ the base-emitter junction begins to be forward-biased, significant conduction occurring when the capacitor voltage is approximately 0.5V more positive than Tr₁ base.

Positive feedback, due to the interconnection of the bases and collectors of the complementary pair of transistors, ensures that this transition to the on-state is very rapid. Thus

C₁ discharges through Tr₁ and Tr₂ with R₂ providing a discharge current-limiting action. Diode D₁ prevents the transistors saturating and ensures that the circuit can re-cycle.

The capacitor does not completely discharge, but as the current in the transistors falls the loop gain around Tr₁ and Tr₂ reduces to a value that cannot maintain conduction, which ceases when Tr₁'s emitter voltage falls to about 1V. Both Tr₁ and Tr₂ rapidly switch off allowing C₁ to recharge through R₁ and V_{out2} returns to its initial value determined by R₄/R₃. During the discharge of the capacitor, a narrow negative-going pulse is obtained at the junction of R₃ and R₄ due to the conduction of Tr₂.

Component changes

Useful range of supply: +2 to +18V.
 Useful range of C₁: 100pF to 1,000μF.
 Minimum load resistance at V_{out2} ≈ 220Ω.
 Frequency stability: +0.3%/V increase in supply.
 Tr₁: ME0413, 2N3906, BCY71
 Tr₂: ME4103, 2N3904, BC107.

Circuit modifications

- Replacing R₃ and R₄ by a potentiometer across the supply changes the value of the capacitor voltage required to trigger the transistors into conduction and hence controls the period and amplitude of the output waveforms for given values of C₁ and R₁.

- Narrow positive-going pulses in antiphase with those at V_{out2} can be obtained by including a small resistor in series with Tr₂ emitter to the 0-V rail.

- The 'exponential' waveform, V_{out1}, can be made into a more linear sweep by replacing R₁ with a constant-current source. This sweep output can be extracted without significant loading by using an emitter follower. Linearity of the sweep output may be improved by splitting R₁ into R_{1a} and R_{1b} and bootstrapping their junction with C₂, as shown left, where C₂ should be of the order of 100μF.

If D₁ is required to be a silicon diode, additional silicon diodes D₂ and D₃ should be added as shown centre where all diodes could be of the 1N914-type.


- A dual-supply version of the circuit, which is otherwise identical with the single-supply form, is shown right where both outputs are taken w.r.t. ground. Both outputs can then be made to switch between more widely-varying levels and by adjusting the ratio R₄/R₃ to set Tr₁ base to zero volt in the off-state, negative pulses may be obtained at V_{out2}.

Further reading


Hemingway, T. K., *Electronic Designer's Handbook*, section 15, Business Publications, 1967.
 Thomas, H. E., *Handbook of Electronic Circuit Design Analysis*, Reston Publishing Co. Inc., 1972, pp. 41-7.
 Coers, G., Astable multivibrator needs only one capacitor, *Electronics*, vol. 46, 18 Jan. 1973, p. 171.

Cross references

Series 2, cards 5, 12. Series 3, card 6.
 Series 6, card 8. Series 8, card 1.



T.t.l. Schmitt astable circuit



Typical performance

IC: $\frac{1}{2}$ SN7413


Supply: 5V

R: $330 \pm 5\%$ C: $220\text{nF} \pm 5\%$

f: 10.8kHz

Mark-to-space ratio:

0.5:1



Circuit description

This circuit is internally constructed to behave as a Schmitt trigger, i.e. having two distinct output states, switching between them according to the voltage at the input, with a constant hysteresis between the input levels for switching. The relationship between the input and output states is shown above. The output remains low for $V_{inH} > V_{in} > V_{inL}$. When the input level exceeds V_{inH} , the circuit enters its active region, the action is regenerative, and the output becomes V_{outH} and would remain at this level until the input voltage was reduced to less than V_{inL} .

In the circuit, a convenient starting point of the output high and the input low may be assumed. The capacitor will tend to charge up towards the output voltage, but when the capacitor

voltage reaches the transition level for the i.c., the output falls to near zero voltage. The capacitor then discharges through R until its potential reaches that at which the reverse of the output states occurs, where the output again goes high.

Component changes

Useful range of R: 220 to 1000Ω . Astable will not function for $R \geq 1.5k\Omega$.

Useful range of C: 2.2nF to $22\mu\text{F}$.

Useful range of supply: 4.5 to 5.5V. Operation outside this rated range is possible, but performance not guaranteed. Typically with R: 680Ω and C: 470nF , frequency range is 1.9 to 2.4kHz for supply ranging from 3.5 to 7V.

For supply of 4.5 to 5.5V, frequency stability is approximately $\pm 3\%/V$.

Circuit will supply loads from infinity down to $1k\Omega$, with a reduction of frequency of less than 2.5%.

Circuit modifications

- All four inputs of the NAND gate may be paralleled or the unused ones may be taken to $+V_s$.
- One or more of the NAND-gate inputs may be grounded to gate the trigger off. This holds the output permanently in the high or logic 1 state (circuit left).
- Two such circuits operating at different frequencies may be locked by capacitive coupling between junctions of C, R elements. The coupling capacitor might be typically $C_1/10$, where C_1 is the smaller of the two multivibrator capacitors (circuit middle).
- A further interconnection is shown right. When V_{out} is high C_2 charges at a faster rate when the first oscillator's output is high than when it is low. Similarly, the discharge rate of C_2 depends on whether one or both outputs are low, thus giving alternate signal outputs of low mark-to-space ratio, followed by high mark-to-space ratio.

Further reading

Texas Instruments: 1971 Seminar Slide Book.


Texas Instruments: SN7413 Data Sheet.

Cross references


Series 2, cards 3, 8.

Series 8, card 10.

Circuit modifications



Operational amplifier astable circuit



Typical performance

IC: 301

Supply: $\pm 15V$

C_1 : $4.7nF \pm 5\%$

R_1 : $4.7k\Omega \pm 5\%$


R_2, R_3 : $5k\Omega \pm 5\%$

Output square wave:

28V pk-pk

Slew rate: $8V/\mu s$

Variation of frequency with feedback factor and capacitance C_1 shown on graphs.



Circuit description

The circuit shown uses an operational amplifier where the output switches between the positive and negative saturation levels of the amplifier, giving a square wave output. The period of the waveform depends on the time constant $C_1 R_1$ and the feedback factor, determined by the ratio of $R_3/(R_2 + R_3)$. Assume the output has switched to the positive saturation level; the voltage at the non-inverting input is $+V_{sat} R_3/(R_2 + R_3)$ and the voltage at the inverting input is negative with respect to this value. However capacitor C_1 now begins to charge towards $+V_{sat}$, but when the capacitance voltage

is almost equal to the feedback voltage, the amplifier comes out of saturation, and the regenerative action due to the positive feedback drives the amplifier quickly into negative saturation before the capacitance voltage can alter. C_1 will now charge towards $-V_{sat}$, but again a rapid transition to the positive saturation state will occur when the voltage across C_1 reaches $-V_{sat} R_3/(R_2 + R_3)$, and the cycle repeats. The duty cycle of this astable circuit is almost independent of the pulse repetition frequency, because the threshold levels are fairly well specified to each op-amp.

Component changes

Useful range of R_1 : 6.8k to 2.2k Ω .

Useful range of C_1 : 10 μF to 4.7nF for $R_1 = 4.7k\Omega$.

Frequency stability: For C_1 : 22nF, R_2, R_3 : 5k Ω , R_1 : 4.7k Ω , supply of $\pm 15V$ and $f = 4470Hz$, decreasing supply to $\pm 10V$ reduces frequency by $< 1\%$.

Operation possible down to $\pm 3V$; frequency down by 8%. Any other operational amplifier may be used, e.g. 741, but frequency range restricted because at higher frequencies waveform becomes trapezoidal. Typically, for $R_1 = 2.2k\Omega$, $R_3/(R_2 + R_3) = 0.7$ and C_1 from 10 μF to 220nF, frequency in the range 24Hz to 1.8kHz. Slew rate 0.6V/ μs .

A comparator such as the 72710 will give an output pulse excursion of -0.5 to $+2.8V$ for supplies of $+12V$ and $-6V$. For R_2, R_3 : 5k Ω , useful range of R_1 is 1.5k to 6.8k Ω and C_1 47pF to 22 μF giving frequencies in the range 630kHz to 3Hz.

Circuit modifications

- Interchange C_1, R_1 and the input connections as shown left. For similar component values as in main diagram, frequency is reduced to approximately one third. Note that the derivative of square-wave output is obtained at the non-inverting input.

- Output levels may be clamped for driving t.t.l. loads by connecting a zener diode/resistance network across the output. Clipping at much lower current levels is possible with some amplifiers (e.g. 301), where access is available to the drive point of the output stage. An adjustable arrangement is shown in the middle circuit.

- An unequal mark-to-space ratio may be obtained by using the circuit shown right. The two resistors R_{1a} and R_{1b} are selected by the switching action of diodes D_1 and D_2 , D_1 conducting when the output is negative, and D_2 when the output is positive.

Further reading


Clayton, G. B., Operational Amplifiers, *Wireless World*, vol. 75, 1969.

Shah, M. J., Feedback pot extends multivibrator duty cycle, *Electronics*, September, 1971, p. 62.


National Semiconductor application note AN4-1.

Cross reference

Series 3, card 5 Series 8, cards 10, 12.




Astable blocking oscillator



Typical performance

Supply: +10V, 860 μ A,
-3V 1.1mA
Tr₁: BC125, D: SD2
R₁: 6.8k Ω ; C₁: 4.7 μ F
L₁: 30 turns of 36 s.w.g.
en. Cu

L₂: 15 turns of 36 s.w.g.
en. Cu; both on FX2049
ferrite core.
P.r.f.: 46.6kHz
Pulse width: 1.15 μ s



Circuit description

Many multivibrators have their timing determined by the interval for which an energy storage element holds an active device in the off state. The output pulse is then available at a high output resistance point, at a low power level, and its rise and fall times are significantly influenced by stray capacitance. The blocking oscillator is an example of circuits which overcome these problems by timing the output pulse within the low output resistance, high-current, saturation region by use of a transformer to provide positive feedback with a loop gain greater than unity. Successful design depends on correct choice of the transformer, which should have small stray capacitances and a magnetizing inductance much larger than its leakage inductance. These requirements can be met by making the transformer physically small, interleaving the windings and using a high-permeability core.

At switch-on the base-emitter junction is forward-biased and the collector current rapidly rises to almost equal the emitter current which depends on R₁ and -V. The transformer ensures that a much larger emitter current flows to saturate Tr₁ and C₁ charges in a direction that reverse-biases the base-

emitter junction causing Tr₁ to cut-off. A very narrow pulse is generated and the circuit will not regenerate until C₁ has discharged through R₁. When Tr₁ cuts off D₁ protects the base-collector junction from the large induced e.m.f. in L₁ and restricts V_{CB} to +V. Capacitor C₁ should be large enough to ensure that the magnetizing inductance of L₁ controls the pulse width and C₁ controls the off-time. The pulse width depends on C₁ rather than L₁ if C₁ is too small.

Component changes

Useful range of +V: +4 to +14V; -V_{min}: -1V.
Useful range of R₁: 470 Ω to 10k Ω .

C₁(min): 470nF.

Minimum load resistance at V_{out}: 2.2k Ω .

Frequency stability: -0.96%/V increase in +V, -0.77%/V increase in -V.

Circuit modifications

- It is often convenient to obtain the output pulse from a third winding L₃ to provide d.c. isolation, a suitable transformer turns ratio for L₁, L₂ and L₃ being n:1:1.

- A diode D₂ can be connected as shown left to prevent saturation of the transistor. As the collector current increases during switch-on, the collector voltage falls until it reaches +V_A causing D₂ to conduct clamping the collector at approximately +V_A. The current shunted from the collector by D₂ decreases as that in the magnetizing inductance of L₁ increases, the on period of Tr₁ ending when the diode current falls to zero.

- Middle left circuit shows a single-supply version of the circuit with R₁ and C₁ in the emitter. The R₁C₁ time constant determines the time for which Tr₁ is off and hence the mark-to-space ratio can be varied by means of R₁. Alternatively, the p.r.f. may be adjusted by means of R₂ which controls the base potential and hence the timing of the off/on transition.

- The R₁C₁ timing components may be connected to the base of Tr₁ as shown in the middle right circuit with a potentiometer R₂ fixing the emitter voltage and hence the time taken for Tr₁ to switch on as C₁ charges through R₁.

- An R-C circuit capable of producing very narrow pulses and very small mark-to-space ratio is shown right. Pulse widths of around 250ns with a mark-to-space ratio of at least 1/100,000 are obtainable with -V of -6V, -V_A of -0.5V, Tr₁: BSX29; Tr₂: BSY17; D₁: EA828; R₁: 100k Ω , R₂, R₄: 50 Ω , R₃: 2M Ω and C₁: 50nF.

Further reading


Linwill, J. G. & Mattson, R. H., Junction transistor blocking oscillators, *Proc.I.R.E.*, 1955, pp. 1632-9.

Strauss, L., Wave Generation and Shaping, Chap. 12, McGraw-Hill, 1960.


Fontaine, G., Transistors in Pulse Circuits, Chap. 10, Philips, 1971.

Tesic, S., Multivibrator with very small mark-to-space ratio, *Electronic Engineering*, 1967, pp. 671-3.

Circuit modifications



T.t.l. dual inverter astable circuit



Typical performance

Supply: +5V


IC: $\frac{1}{2}$ 7402

$R_1, R_2: 1k\Omega \pm 5\%$

$C: 100pF \pm 5\%$

Frequency: 2.78MHz

Stability $> \pm 1\%$ for supply in the range 4.75 to 5.25V for a span of 3kHz to 3MHz



Circuit description

Capacitor C_1 alternately charges and discharges through R_2 because loop gain of the system ensures that the output of the second inverter switches between logic 0 and logic 1 states. When the potential difference with respect to ground at the input of I_2 crosses the critical level. Resistor R_1 is necessary to bias the first inverter I_1 , and thus prevent the possible stable state of inverter I_1 output at almost 0V in the logic zero state, and the output of I_2 in the logic 1 state. Charge and discharge cycles have different durations because the input switching level is not symmetrical with respect to the output 0 and 1 states, and also there is an additional charging path for the input of the second inverter at 0 state. Note that when using nor gates as inverters, the unused input should be tied to logic 0 voltage level.

Component changes

Useful range of C : 100pF to 22μF.

Useful range of R_1 : 220Ω to 1kΩ.

Useful range of R_2 : 150Ω to 1kΩ.

Alternative IC: SN7404 hex inverter.

Circuit operates within the supply range 4.5 to 6V, but not guaranteed outside t.t.l. voltage limits.

If an attempt is made to achieve high frequencies, the range of resistance values is critical. Typical values $R_1: 1k\Omega, R_2: 330\Omega, C: 120pF, f: 6.7MHz$. With nor or nand gates, a spare input is available for external synchronization. Frequency will lock over the range of 4:1 with input pulse widths down to 100ns (positive-going pulse for nor, and negative-going for nand). Capacitive coupling of the trigger source may be used with the inverters of SN7404. Typically $C_T = C/100$. Three separate, harmonically-locked astables can then be produced.

Circuit modifications

- Remove R_2 and connect the capacitor in the feedback loop (circuit left). The third inverter sharpens up the waveform. With supply of +5V, $C: 22nF, R_1: 1k\Omega$ max. to 100Ω min., frequency is in the range 22.5 to 165kHz; mark-to-space ratio approximately 0.6/1.

- Middle circuit uses the SN7404 again, where frequency of oscillation is determined by the propagation delays through the gates. The external capacitance changes the delay associated with two gates and thus alters the frequency. Useful range of C : 1 to 10nF. Frequency 4 to 0.5MHz. Waveform essentially square, but deterioration evident above about 3MHz. Frequency stability fairly poor. Approximately $\pm 10\%/V$.

- Tuning resistors in the middle network comprise the integrated circuit resistors. With perhaps resistance variations of $\pm 20\%$ from device to device, and a like tolerance over the temperature range -55 to $+25^\circ C$, the possibility of frequency and pulse width variations exists. This effect can be minimized for a given output by connecting precision external components as shown right. Output frequency may then remain within $\pm 5\%$ for device or temperature changes. Typically R should be $1k\Omega \pm 1\%$.

Further reading

Malmstaat and Enke, Digital Electronics for Scientists, Benjamin, 1969.


Wide range multivibrator costs just 25c to build, *Electronics*, 1971, p. 59.

MDTL Multivibrator Circuits, Motorola application note AN-409.


Cross reference

Series 8, card 8.

Circuit modifications




Coupled logic gates astable circuit



Typical data

Supply: +5V
 ICs: $\frac{1}{4}$ SN7402N
 $R_1, R_2: 2.2k\Omega \pm 5\%$
 $C_1, C_2: 0.1\mu F \pm 5\%$
 Frequency: 2015Hz

Mark-to-space ratio:
 1.27:1
 Pulse excursion: 0.3 to 3.2V
 Connect unused inputs to ground for inverter operation.



Circuit description

The values of the current sinking resistors R_1 and R_2 are critical in this type of circuit, which uses nor logic gates in a cross-coupled mode. It is possible for both gate inputs to sink logic 0 level input currents simultaneously, and this produces a stable state in which both outputs are at logic 1. To avoid this choose values of R_1 and R_2 so that the gate input levels are near the logic threshold level; as the capacitors go through their charging cycles, one gate will be above and one below the threshold level. Assume the Q output has changed from the 0 to 1 logic level of approximately +3V due to the input having reached the threshold value. This output transition is coupled through the capacitor C_2 to make the input of the first gate high, and hence the output Q is low or logic 0. As C_2 charges up towards the positive supply via R_2 , the voltage across R_2 and hence the input level at the first gate decreases. At the same time C_1 charges via the base resistor of the input transistor of the gate. The output will change state at a time dependent on whichever gate input first crosses the threshold level. Output \bar{Q} will then be high (approximately +3.0V) and

Q low. Capacitor C_1 will now tend to charge in the opposite direction towards d.c. supply via R_1 , and C_2 also charges in the opposite direction via the input transistor of the first gate until the outputs change state, then the cycle repeats. Frequency of oscillation is determined by C_1, C_2, R_1 and R_2 . If $C_1 = C_2 = C, R_1 = R_2 = R$, the frequency is approximately $1/2\pi CR$ Hz, where C is in farads and R in ohms. Provided resistors are carefully chosen to ensure self-starting, a wide range of frequencies are available by altering C_1 and C_2 . This type of circuit using standard gates or inverters does not provide stable frequencies as the threshold voltages depend on temperature and supply voltage.

Circuit changes

Use MC7402F, though note pin numbers different. Useful range of R_1, R_2 is restricted to ensure that circuit starts: 2.2 to 3.3k Ω . Useful range of C_1, C_2 : 27pF to 10 μ F with the above resistor values. With $C_1 = C_2 = 0.1\mu F$, and a supply of +5V, a variation of supply voltage of $\pm 5\%$ produces a percentage frequency change of +5% or -9% respectively. Nand gates may be used in place of nor gates. In this case, unused pins should be connected to the positive supply line. Waveform of basic astable circuit is improved when the output is applied through an additional gate. Mark-to-space ratio adjustable by having different values of C_1 and C_2 .

Circuit modifications


- Range of resistance values for R_1 and R_2 ensuring self-starting increased slightly, if R_2 is taken to output (left). Range then 1.5 to 3.3k Ω .
- Emitter-coupled logic gates in the middle configuration can provide a high frequency signal, but the component values tend to be critical. IC₁, IC₂, IC₃: $\frac{1}{4}$ /MC1011 quad-nor gates using 1.5k Ω pull-down resistors; supply: -5.2V. Unused input pins connected to -V_s. Repetition frequency 25MHz. Waveform improved by third gate.
- Arrangement shown right would use a single quad two-input nand gate, useful C range being 10pF to 1 μ F. Self-starting problem may be overcome with an extra gate, but a 3-input nand gate then required (cf. Mullard).

Further reading


Integrated Logic Circuit Applications Mullard FJ Range, Mullard Ltd., 1968.
 Malmstadt & Enke, Digital Electronics for Scientists, Benjamin., 1969.
 2MHz Square Wave Generator uses two TTL gates, p. 110, 400 ideas for design, vol. 2, Hayden.
 Simple clock generator has guaranteed start-up. *Electronic Design*, vol. 13, 1971, p. 86.

Cross reference

Series 8, cards 7 & 2.




Emitter-coupled astable circuit



Typical performance

Supplies: +5V, 6.4mA;
-5V, 2.5mA
Tr₁, Tr₂: 2N706
R₁, R₂, R₅: 470Ω
R₃: 3.3kΩ; R₄: 4.7kΩ

C₁: 1.5nF
P.r.f.: 1MHz
Mark-to-space ratio:
1.04:1
Rise and fall time:
≈ 30ns



Circuit description

Compared with a conventional saturating, cross-coupled astable circuit, this emitter-coupled circuit uses a single timing capacitor, is capable of producing an improved output waveform, can operate at higher frequencies and can be designed to provide a much better frequency stability. The higher switching speeds are obtained because neither transistor is allowed to saturate and the output waveform does not switch between wide limits.

Consider the circuit to be in the state of Tr₂ off and Tr₁ on. The emitter current of Tr₁ divides into a component in R₃ and a charging current in C₁ and R₄. At the instant that Tr₁ switches on this charging current produces negligible p.d. across C₁ and a p.d. across R₄ sufficiently large to ensure that Tr₂ is off. As C₁ charges, its p.d. increases and that across R₄ falls until the base-emitter junction of Tr₂ becomes forward-biased. Transistor Tr₂ begins to conduct and the emitter current of Tr₁ falls causing the collector potential of Tr₁ and the base potential of Tr₂ to rise. This action causes Tr₂ to conduct more heavily and Tr₁ to switch off. This sequence is then repeated with Tr₂ emitter providing the current to charge C₁ through R₃ until the switching action restores the circuit to its original state of Tr₂ off and Tr₁ on.

Tr₁ will be on for a time:

$$t_1 = C_1 R_1 R_5 (R_3 + R_4) / R_5 (R_1 + R_5) + R_1 R_5$$

and Tr₂ will be on for a time:

$$t_2 = \frac{C_1 (R_3 + R_4)}{\left[\frac{+V}{|-V| - V_{BE(on)}} \right] \left[\frac{R_4}{R_1} - \frac{R_5}{R_1 + R_5} \right] + \frac{R_4 (R_1 + R_5)}{R_1 R_5} - \frac{R_4}{R_3} - 2}$$

Component changes

Useful range of +V: +2 to +14V.

Useful range of -V: -2 to -10V.

Useful range of R₁, R₂ and R₅: 220Ω to 4.7kΩ.

R_{3(min)} 1kΩ (m-s ratio 3.4/1), R_{3(max)} 27kΩ (m-s ratio 1/10).

R_{4(min)} 1kΩ (m-s ratio 1/4), R_{4(max)} 33kΩ (m-s ratio 8/1).

Useful range of C₁: 180pF to 1000μF.

Frequency stability: -1.2%/V increase in +V, -6%/V increase in -V.

Tr₁ and Tr₂: ME4103, 2N708, HE301, BSY95A.

Circuit modifications

- If R₃ and R₄ are replaced by a potentiometer connected across C₁ with its sliding contact taken to the -V rail, the mark-to-space ratio of the output waveform may be varied without changing its frequency.

- The on-time of Tr₁ is independent of the supply voltages, and the on-time of Tr₂ depends on the ratio $\frac{+V}{|-V| - V_{BE(on)}}$. Hence, high frequency stability is obtained if the ratio of the supply voltages is constant. This condition is assured if only a single supply is used as shown left which can provide a frequency stability of 1% for a ±50% change in +V_{cc}.

- R₃ and R₄ in the original circuit may be replaced by constant-current tails. Middle circuit shows a pair of parallel current mirrors making the emitter currents of Tr₁ and Tr₂ equal and controlled by R₈, allowing the frequency to be varied without affecting the mark-to-space ratio.

- The constant-current sources may be voltage controlled, by R₉ in the circuit shown right and the currents in Tr₁ and Tr₂ controlled independently by R_{3'} and R_{4'} respectively. A larger amplitude output, at slower speed, may be obtained by connecting the original output point to the base of a p-n-p transistor with its emitter connected to the +V rail and its collector returned the -V rail through say a 1-kΩ resistor. If this resistor is connected instead to the 0-V line a t.t.l.-compatible output is obtainable using +V = +5V.

Further reading




Beneteau, P. J. and Evangelisti, A., An Improved Emitter-Coupled Multivibrator—SGS-Fairchild application report APP-59, 1963.

Electronic Circuit Design Handbook, TAB Books, 1971, pp. 86/7.


Cross reference

Series 3, card 2.

Circuit modifications




Discrete-component Schmitt astable



Typical performance

Supply: +9V, 5.6mA
 Tr₁, Tr₂: 2N706
 R₁: 10kΩ; R₂: 4.7kΩ
 R₃, R₄: 470Ω

R₅: 2.2kΩ; C₁: 10nF
 P.r.f.: 9.83kHz
 Mark-to-space ratio:
 1.13/1
 Rise time: 400ms
 Fall time: 300ns



Circuit description

This circuit is a Schmitt trigger with overall feedback provided via R₁ and C₁. Consider C₁ to be uncharged, then when the supply is connected Tr₂ emitter is initially at 0V but Tr₂ immediately conducts due to the base drive through R₂. Thus Tr₂ emitter rapidly switches to a level close to +V_{CC} and, with R₃ = R₄, Tr₁ emitter rises to half this value. However, Tr₁ remains cut off due to the lack of base drive. Capacitor C₁ begins to charge "exponentially" through R₁ aiming to reach the emitter potential of Tr₂, but when the capacitor voltage exceeds that at Tr₁ emitter the capacitor begins to discharge mainly through R₁, R₃ and R₄ and partially through R₅, Tr₁ base-emitter junction and R₄, thus driving Tr₁ on and into saturation.

The collector potential of Tr₁ falls to a low value as also does Tr₂ emitter, their being insufficient p.d. available to keep Tr₂ in conduction so that it switches off. C₁ continues to discharge until Tr₁ comes out of saturation, when its collector potential

rises sharply. This rise is transferred to Tr₂ emitter, which begins to conduct, and hence to the emitter of Tr₁. This positive feedback rapidly cuts off Tr₁ leaving Tr₂ in full conduction until, as C₁ charges again through R₁, the higher potential needed at Tr₁ base to restart the cycle is attained.

Component changes

Useful range of +V_{CC}: +4 to +15V.
 Useful range of C₁: 100pF to 1000μF.
 Frequency stability: -0.46%/V increase in +V_{CC}.
 R_{1(min)} 470Ω (m-s ratio 1/5), R_{1(max)} 1MΩ (m-s ratio 48/1).
 R_{2(min)} 680Ω (p.r.f.: 77kHz), R_{2(max)} 100kΩ (V_{out} reduced to +5.2V).
 R_{3(min)} 47Ω (m-s ratio 5/1), R_{3(max)} 2.2kΩ (m-s ratio 1/3, f ≈ 31kHz).
 R_{4(min)} 47Ω (m-s ratio 1/2.8, f ≈ 33kHz), R_{4(max)} 2.2kΩ (V_{out} reduced to 5V pk-pk).
 Useful range of R₅ ≈ 220Ω to 47kΩ.
 Tr₁ and Tr₂: ME4103, BC107, BC109, 2N3904.
 Observe V_{BE(max)} as well as V_{CE(max)} rating.

Circuit modifications

- If R₁ is not too large the p.r.f. only is affected by adjusting the R₁C₁ time constant; this will not be the case when R₁ reaches a value that is comparable with the relatively high resistance discharge path through R₅, Tr₁ base-emitter junction and R₄. Both the p.r.f. and mark-to-space ratio can be made variable by varying the R₃/R₄ potential divider ratio. Resistors R₃ and R₄ can conveniently be made into a continuously-variable potentiometer or R₄ can be made a voltage-variable resistor, e.g. by use of a f.e.t.
- When a small, but controlled, mark-to-space ratio is required R₁ may be replaced by the resistor-diode combination shown left. Both diodes could be of the 1N914 type. The circuit may be synchronized from an external oscillator by resistive coupling to the emitter of Tr₁, or by capacitive coupling to its base.
- Addition of Tr₃, as shown middle, allows the timing of the output square wave to be more nearly controlled by the R₁C₁ time constant. Tr₁ and Tr₃ form a long-tailed pair so that the junction of C₁ and R₁ are effectively connected to one input of a differential operational amplifier.
- Circuit right shows a similar form of modification which has the merit of allowing V_{out} to swing almost between the levels of the supply rail potentials.


Further reading

SGS-Fairchild: Industrial Circuit Handbook, pp. 48/9, 1967.
 Sylvan, T. P., The Unijunction Transistor, Characteristics and Applications, General Electric Co., N.Y., 1965, pp. 52/3.


Cross references

Series 2, cards 2, 7.
 Series 8, cards 4, 5 & 12.

Circuit modifications




Dual-monostable astable circuit



Typical performance

Supply: +5V, 46.5mA
 ICs: SN74121N
 (monostable)
 Tr₁, Tr₂: ME0413;
 D₁: PS101
 C₁, C₂: 10nF
 R₁: 2kΩ

R₂, R₃: 1kΩ
 Frequency: 28.6kHz
 Pulse excursion: 0.2 to 3.6V
 Rise time: 100ns
 Fall time: 50ns



Circuit description

Astable circuits can be constructed out of cross-coupled monostable circuits provided that the output of one monostable can be used to initiate the timing cycle of the other. The circuit shows the interconnection between two t.t.l. monostable i.cs. The timing capacitors for the two parts of the

period are C₁ and C₂, and these might be equal or different, depending on the need for unity or other mark-to-space ratios. In place of the resistive part of the timing circuit, Tr₁ and Tr₂ provide constant currents, so that the capacitors charge linearly. This allows a ramp waveform to be extracted at pin 11 on either i.c. It has the further advantage that varying the common potential at the bases of Tr₁ and Tr₂ with R₂ allows both charging currents to be varied simultaneously, i.e. a change in frequency without change in mark-to-space ratio. By varying the tapping point on R₁, the balance between the currents in Tr₁, Tr₂ collectors are changed and the mark-to-space ratio is varied with a relatively small change in total period, i.e. in frequency. Diode D₁ gives temperature compensation for the base-emitter potential changes of Tr₁ and Tr₂. Long periods may be attained by lowering R₂ so that the charging currents in the transistors are small, but the period then becomes more temperature and supply sensitive. Independent anti-phase voltages are obtainable at the Q outputs of the two i.cs without any loading effects on the interconnection circuitry.

Component changes

With C₁, C₂: 10μF and minimum setting of R₁, frequency is 1.6Hz. With C₁, C₂: 10nF, and maximum setting of R₁, mark-to-space ratio is variable from 0.03 to 0.98. Frequency stability within ±3% for a supply change of ±0.5 on 5V. Resistive loading may be reduced to 2.2kΩ to maintain pulse height within 90% of maximum level. Absolute minimum load 150Ω where pulse level is then down to 1.9V. For fixed capacitance, frequency range roughly 10/1 by varying R₁.


Circuit modifications

- Replacement of Tr₁, Tr₂ by resistors connected from pin 11 on each i.c. to supply line, i.e. replacing the current source by the more normal resistive source, gives non-linear charging of C₁ and C₂, but is a lower cost arrangement (left).
- Any other current source may replace Tr₁ and Tr₂, e.g. p-channel field-effect transistors, with either variable voltage on the gate, or variable resistance in the source (middle circuit).
- Use a retriggerable monostable SN74L122 in the configuration shown right. This monostable has a similar behaviour to a Schmitt trigger when the timing capacitor is driven from the Q output. Pins 1 and 2 may be taken to supply line and 3 and 4 to ground.


Further reading

Photo-f.e.t.s make multivibrator respond to incident light, in 400 Ideas for Design, vol. 2, Hayden, 1971, p.107. Smith, D. T., Multivibrators with seven-decade range in period, *Wireless World*, Feb. 1972, pp. 85/6.

Circuit modifications




Astable circuit with f.e.t.



Typical performance

Supply: +9V, 760μA
 Tr₁: 2N5457;
 Tr₂: BC126
 R₁: 100kΩ; R₂: 10MΩ

R₃: 3.3kΩ; R₄: 6.8kΩ
 C₁: 1nF
 P.r.f. 31.2Hz
 Mark-to-space ratio:
 1:17:1



Circuit description

When the supply is connected both active devices conduct with currents determined by the negative feedback due to R₃ and R₄. The collector potential of Tr₂ jumps sharply to a level approaching +V_{CC} and the source of Tr₁ jumps towards V_{CC} R₄/(R₃ + R₄). With C₁ initially uncharged, the full positive step at Tr₂ collector is passed to the gate of Tr₁ so that the gate-source junction becomes forward biased by about 500mV and the charging current flows through it to ground via R₄. The initial charging current in C₁ is thus larger than it would have been if C₁ charged simply through R₂. The p.d. across R₂ falls rapidly as C₁ charges through R₄ causing the f.e.t. junction to be reverse biased and the charging time constant of C₁ to charge to the much larger value of C₁R₂. Capacitor C₁ continues to charge until the gate potential of Tr₁ falls below its source potential by an amount that approaches the pinch-off value causing Tr₂ to switch off due to the reduction of base current. The output switches back to virtually 0V as C₁ discharges.

through R₂, R₃ and R₄, where $R_2 \gg R_3 + R_4$, until the gate source p.d. allows sufficient drain current in Tr₁ to switch Tr₂ on and the circuit re-cycles. Due to the low reverse-bias gate current of the f.e.t., long time intervals can be obtained between the changes of state using reasonable component values, provided that C₁ is a low-leakage type. The accuracy of these long time intervals however depends on ill-defined value of the pinch-off voltage of the f.e.t.

Component changes

Useful range of supply: +6 to +30V.
 Useful range of C₁: 10pF to 100μF, low-leakage type.
 R_{1(min)}: 4.7kΩ.
 Useful range of R₂: 1 to 200MΩ.
 Useful range of R₃: 2.2 to 33kΩ.
 Useful range of R₄: 330Ω to 10kΩ.
 Minimum load resistance: 220Ω.
 Frequency stability: +1%/V increase in V_{CC}.

Circuit modifications

- Another circuit that can produce output pulses separated by a long time interval is shown left. When the supply is connected, the low-leakage capacitor C₁ charges through R₁ until the gate potential of the n-channel j.f.e.t. reaches the threshold voltage of the programmable unijunction transistor Tr₂ minus V_{GS(off)} of Tr₁. On reaching this gate voltage of +V_{CC}(R₆/R₅ + R₆) - V_{GS(off)}, the gate-source junction of Tr₁ becomes forward biased and C₁ discharges through it to ground via Tr₂ and R₃ providing an output pulse across R₃. Transistor Tr₁ then cuts off and the charge-discharge cycle of C₁ is repeated.

- Caution is necessary in replacing bipolar junction transistors, in circuits that are known to work by field-effect transistors. In the middle circuit Tr₁ of a Schmitt astable has been changed to an n-channel j.f.e.t. but for a given pinch-off voltage and R₁-value there may be insufficient drain-source p.d. to allow the switching action to take place, except by critically adjusting the ratio R₅/R₄. This situation is improved by inserting a zener diode between the drain of Tr₁ and the base of Tr₂.

- Circuit right shows a cross-coupled astable where n-p-n transistors have been replaced with n-channel j.f.e.t.s. This circuit will not switch unless R₃ and R₄ are returned to ground instead of +V_{CC} and should be returned to a slightly negative rail to ensure self-starting.




Further reading

FET and UJT provide timing over a wide temperature range, in 400 Ideas for Design, Hayden, 1971, pp. 192/3.
 Watson, J., Introduction to Field Effect Transistors, Siliconix, 1970.

Cross references

Series 8, cards 2, 5 & 10.

Circuit modifications





Astables

1. This circuit is a high performance complementary astable. The elements determining the switching functions are the complementary pairs $Tr_3, 5$ and $Tr_4, 6$. These act as complementary Schmitt triggers, channeling the current in R_5 via the long-tailed pair formed by $Tr_5, 6$ into one or other of the load resistors R_3, R_4 . Transistors $Tr_5, 6$ form part of two distinct circuit functions *viz* the Schmitt and long-tailed pair switches. The l-t.p. action ensures excellent switching performance since the total current remains constant while the voltage changes required at the bases of $Tr_5, 6$ to achieve this switching remain small. Timing capacitor C_3 is charged alternately by Tr_1, Tr_2 the other transistor of the pair having

its collector current absorbed by whichever of pair Tr_3, Tr_4 is conducting at that time. Transistors $Tr_7, 8$ provide temperature compensation for the biasing networks that stabilize the operating currents.

Because of the totally complementary nature of the circuit the outputs are anti-phase square waves of 0 to +3V, with operating frequencies claimed to exceed 50MHz. Frequency control input gives linear control over an unspecified range. Aldridge, S. F. Square-wave generator stresses frequency stability, *Electronics*, vol. 46, May 10, 1973, p.98.



2. This circuit is not itself an astable circuit but is a simple frequency divider that can be added to other astables. Division ratio can be adjusted to any even number from two upwards with increasing dependence on parameters such as supply voltage pulse-height etc. If these two are proportional, as would be the case for an astable operating from the same supply as the divider, then the supply dependence is reduced and ratios up to 30 are claimed to be possible by adjusting the input potentiometer. Operation also depends on the 5-pF gate input which integrates the pulses received from the potentiometer.

Newton, D. C-MOS gate package forms adjustable divider, *Electronics*, March 1, 1973, p.104.