Logic design — 10

More synchronous and ripple-through counters

by B. Holdsworth* and D. Zissos†

Chelsea College, University of London †Department of Computing Science, University of Calgary, Canada

Decade binary 'up' counter. Examination of the unused states in Fig. 5(a) shows that they can be represented by the Boolean function BD + CD

The flip-flop equations are the same as for the scale-of-16 'up' counter, namely, $J_A = K_a = 1$, $J_B = K_B = A$, $J_C = K_C = AB$ and $J_D = K_D = ABC$, with the modifications shown below, which are required to inhibit the S₉ to S₁₀ transition and initiate the S₉ to S₀ transition.

The transitions from S_9 to S_{10} and S_9 to S_0 are shown below:

	D	С	в	A	D	С	в	А
Sg	1	0	\hat{O}	1	$S_9\left(1\right)$	0	0	1
S10	1	0	(<u>)</u>	0	S10 0	0	0	0

To inhibit the set of flip-flop B, $S_{p} = ABS_{9}$, where $S_{9} = ABCD + (BD) + (CD)$. Simplifying: $S_{9} = AD$, hence: $S_{B} = A\overline{B}\overline{A}\overline{D} = A\overline{B}(\overline{A} + \overline{D}) = A\overline{B}\overline{D}$. Therefore, $J_{B} = A\overline{D}$. To initiate the reset of flip-flop D, $R_{D} = S_{9} = AD$. Therefore, $K_{D} = A$.

If the counter should assume one of the unused states due to circuit misoperation then a suitable corrective action might be to suppress the clock pulses and trip an alarm, using the Boolean function representing these states, f = BD + CD. A suitable circuit for suppressing the clock pulses is incorporated with the counter implementation in Fig.5(b).

A decade of binary 'down" counter can be designed using the same technique and the corresponding flip-flop equations are: $J_A = K_A = 1$, $J_B = \overline{AC} + \overline{AD}$, $K_B = \overline{A}$, $J_C = \overline{AD}$, $K_C = \overline{AB}$ and $J_D = K_D = \overline{ABC}$. The output of a binary decade counter can be converted to a decimal number using a 4-10 line decoder as shown in Fig.6.

Consider the transition in such a counter from 0001 to 0010 and assume that flip-flop B changes faster than flip-flop A. The sequence of changes that take place are:

DCBA

- 0 0 1 1 (transient state)
- 0 0 1 0







Wireless World, December 1977

This article is the second part of Article 7, which appeared in the September issue.

^{0 0 0 1}

Wireless World, December 1977



Hence a spike will occur on the output line marked 3 during the transient state. Clearly this can occur at any point in the binary counting sequence where more than one flip-flop is required to change state during a transition. The difficulty can be eliminated by using a Gray code counter, in which only one flip-flop changes state at each transition.

Decade Gray code 'up' counter. As an example of the design of a Gray code counter, the XS3 code will be converted to a Gray code which will be used as the basis for the counter design. The conversion is carried out by obtaining the exclusive-OR sum of each pair of digits in the code starting with the two least significant digits first, as shown below. It is assumed that there are five digits in each code combination, the fifth and most significant, always being 0.



The complete XS3 Gray code obtained using this procedure is shown in Table 8. A convenient procedure for designing

a Gray code counter is:

(1) Determine the S and R expressions for each flip-flop and, using the requations $S_Q = J_Q \bar{Q}$ and $R_Q = K_Q Q$, obtain the corresponding expressions for J and K.

61

(2) Optional products defined by the unused states, (if there are 'any,) can now be used to reduce the J and K expressions. For the state diagram and codes, see Fig.7(a).

Examination of the unused states in Fig.7(a) shows that they can be represented by the Boolean expression $\vec{BC} + \vec{AC}$.

The flip-flop equations are:

$$S_{A} = S_{1} + S_{5} = \overline{A}BC\overline{D} + \overline{A}\overline{B}CD$$
$$J_{A} = BC\overline{D} + \overline{B}CD + (\overline{B}\overline{C}) + (\overline{A}\overline{C})$$
$$= \overline{B}D + BC\overline{D}$$



R_A $= S_3 + S_7 = ABCD + ABCD$ $= \vec{B}\vec{C}\vec{D} + BCD + (\vec{B}\vec{C}) + (A\vec{C})$ K_A $= \overline{B}\overline{D} + BCD$ $= S_6 = A\overline{B}CD$ S_B $= ACD + (\overline{B}\overline{C}) + (A\overline{C})$ J_B = AD $= S_2 = ABCD$ R_B K_B $= \overline{ACD} + (\overline{BC}) + (\overline{AC})$ $= A\tilde{D}$ $= S_0 = \overline{A}B\overline{C}\overline{D}$ $= \overline{A}B\overline{D} + (\overline{B}\overline{C}) + (\overline{A}\overline{C})$ S_{C} J_C $= \overline{A}B\overline{D}$ $\begin{array}{ll} R_{C} &= S_{8} = \overline{A}BCD \\ K_{C} &= \overline{A}BD + (\overline{B}\overline{C}) + (A\overline{C}) \end{array}$ $= \overline{A}BD$ $= S_4 = \overline{A}\overline{B}\overline{C}\overline{D}$ = $\overline{A}\overline{B}\overline{C} + (\overline{B}\overline{C}) + (\overline{A}\overline{C})$ = $\overline{A}\overline{B}$ S_D J_D $\begin{array}{ll} R_{D} &= S_{9} = \bar{A}B\bar{C}D \\ K_{D} &= \bar{A}B\bar{C} + (\bar{B}\bar{C}) + (A\bar{C}) \\ &= \bar{C} \end{array}$

The circuit implementation of the counter is shown in Fig.7(b).

The output of the counter can be converted directly to decimal with the aid of a 4-10 line XS3-Gray-to-decimal decoder, which is available as a chip.

If the above procedure is adopted for the design of an XS3-Gray code decade 'down' counter the following flip-flop equations are obtained:

$$J_{A} = \vec{B}\vec{D} + BCD, J_{B} = A\vec{D}, J_{C} = \vec{A}BD, J_{D} = \vec{C}.$$

 $K_A = \overline{B}D + BC\overline{D}, K_B = AD, K_C = \overline{A}B\overline{D}, K_D = \overline{A}\overline{B}.$

The unreduced, and hence the reduced, J and K values of the flip-flops in one direction are the same as the K and J values of the flip-flops in the reverse direction, i.e. to reverse the direction of count it is only necessary to interchange the J and K inputs of each flip-flop.

It should be noted that the method of design employed does not always produce the simplest flip-flop equations but it has advantages when applied to the implementation of 'up-down' Gray code counters.

'Up-down' control

'Up-down' counters are counters in which the pulse count is stepped up or stepped down by each input pulse according to whether the value of an external control signal R is 0 or 1. In practice, the input signals that step the count up or down will appear on two separate lines X and Y, as shown in Fig.8(a). The designer has to generate the clock pulses that will drive the counter flip-flops and the 'up-down'



control signal R. It will be assumed that step-up and step-down signals do not appear simultaneously.

The control signal must not be allowed to change during the presence of the input data. In this case, the control signal will be generated from the input data and a race condition can be prevented by using the first pulse in each pulse train to change the value of R. Since each time the value of R is changed an input pulse is not counted this method results in a maximum count error of 1 for an odd number of changes in R and no error for an even number of changes in R.

The logic circuit used to perform the function described above is event driven and the methods used in the third article of this series will be employed in its design.

Step 1 Figure 8(a) shows the input/output characteristics.

Step 2 A suitable state diagram is shown in Fig.8(b).

Step 3 State reduction is not attempted so that clarity of design is maintained. Step 4 Turn-on set of $Q = R\bar{X}$ Turn-off set of $Q = \bar{R}\bar{X}$ Turn-on set of $R = \bar{Q}Y$ Turn-off set of R = QX

The sequential equations are: $\begin{array}{l} Q=\overline{R}\overline{Y}+Q(R+\underline{X})\\ R=\overline{Q}Y+R(\overline{Q}+\overline{X})\\ \text{and }c=S_0X+S_2Y=\overline{Q}\overline{R}X+QRY\\ \text{The circuit implementation is shown in}\\ \text{Fig.8(c).} \end{array}$

'Up-down' XS3-GRAY code counter. Combining the flip-flop equations for 'up' counts when R=0 and for 'down' counts when R=1 the following resultsare obtained for the XS3-Gray code counter:

۱

 $J_{A}' = (\bar{B}\bar{D} + BC\bar{D})\bar{R} + (\bar{B}\bar{D} + BCD)R$ = $J_{A}\bar{R} + K_{A}R$ $K_{A}' = (\bar{B}\bar{D} + BCD)\bar{R} + (\bar{B}D + BC\bar{D})R$ = $K_{A}\bar{R} + J_{A}R$ Similarly $J_{B}' = J_{B}\bar{R} + K_{B}R$ $K_{B}' = K_{B}\bar{R} + J_{B}R$ and so on for $J_{C}', K_{C}', J_{D}', \text{ and } K_{D}', \text{ where}$

J' and K' are used to denote the flip-flop inputs in the 'up-down' mode.

Asynchronous binary counters

For counts of powers of 2 the basic arrangement consists of T flip-flops, (or alternatively JK flip-flops with J and K permanently connected to 1), connected in cascade as shown in Fig.9(a). As can be seen from the diagram the output of each flip-flop provides the clock signal for the next. The input signal X is used as the clock pulse for the first flip-flop.

The time-diagrams for a scale-of-8 (up) counter are shown in Fig.9(b), where all changes of state are assumed to take place on the trailing edge of the clock pulses. Examination of the time diagrams shows that flip-flop A changes state on each trailing edge of the input pulses X. The output of flip-flop A is used as the clock pulse for B and a change in state of this flip-flop occurs on the trailing edge.of the A pulses. Similarly the output of B provides the clock pulse for C and this changes state on the trailing edge of the B pulses.

The various states of the counter are indicated on the time diagram and the binary digits associated with each state are marked on the time diagrams for the signals A, B, and C.

It is a simple matter to show that the above circuit will count down if the signals \overline{A} and \overline{B} are used as the clock pulses for flip-flops B and C respectively.

Scale-of-ten 'Up' Counter.

This circuit requires four flip-flops, as shown in Fig 10(a). The associated time diagrams are displayed in Fig.10(b). Starting with all the flip-flops in the 0



Fig. 9(a) is a 3-stage ripple-through counter, and at (b) are the timing diagrams.



state, the count follows the normal binary sequence up to and including the count of eight. On the trailing edge of the tenth input pulse, flip-flop A makes a transition from 1 to 0, which would normally induce a transition in flip-flop B, changing its state from 0 to 1. However $J_B = \overline{D} = 0$ at this instant and consequently flip-flop B remains in the reset condition. At the same instant it is also necessary to reset flip-flop D and it changes state from 1 to 0. All the flip-flops are now in the reset condition and are ready for the arrival of the first pulse of the next counting cycle.

Scale-of-twelve 'Up' counter

The basic circuit of a scale-of twelve asynchronous counter is shown in Fig.11(a), whilst the time diagrams describing its behaviour are shown in Fig.11(b). Flip-flops A, B, and C count from 000 to 101 inclusive. With D = 0 the counter reaches the state ABCD = 1010 (S₅), and when the next X input pulse is received it must go to the state ABCD = 0001.

Flip-flop A is controlled by the X pulses and changes state to A = 0 on the trailing edge of the sixth of these pulses. Flip-flop B remains in the B = 0 state since $J_B = C = 0$ and flip-flop C takes up the state C = 0 since $J_C = B = 0$ and $K_C = 1$. The change of C from 1 to 0 represents the trailing edge of the clock pulse for flip-flop D and hence there is a change of state for this flip-flop such that D = 1.

After another six X pulses the state of flip-flop D is restored to 0 and the counting cycle of twelve states is completed.



Fig. 11 shows the form and timing diagrams of a scale-of-12 asynchronous counter.