






2 TX - 3 RX < 4 RTS - 5 CTS < 6 DSR < 7 SG - 8 DCD <	<	DCE MOD DB25 1 FG 2 TX 3 RX 4 RTS 5 CTS 6 DSR 7 SG 8 DCD 20 DTR	Flow control (handshaking) signals to avoid buffer overflow or lock-up. RTS – to prepare the DCE device for accepting transmission CTS – to inform the DTE device that transmission may begin DCD: data carrier detected DSR: DCE ready
20011		2001	SG: system ground DTR: DTE ready











#define reg PORTA GIUS	(*((volatile unsigned long *)(IO ADDRESS(0x21C020))))
#define reg PORTA GPR	(*((volatile unsigned long *)(IO_ADDRESS(0x21C038))))
#define reg UART1 UCR1	(*((volatile unsigned long *)(IO_ADDRESS(0x206080))))
#define reg UART1 UCR2	(*((volatile unsigned long *)(IO_ADDRESS(0x206084))))
#define reg UART1 UCR4	(*((volatile unsigned long *)(IO_ADDRESS(0x20004/)))) (*((volatile unsigned long *)(IO_ADDRESS(0x20608C))))
#define _reg_UART1_UFCR	(*((volatile unsigned long *)(IO_ADDRESS(0x206090))))
#define reg UART1 UBIR	(*((volatile unsigned long *)(IO_ADDRESS(0x2060A4))))
#define _reg_UART1_UBMR	(*((volatile unsigned long *)(IO_ADDRESS(0x2000A4))))
#define _reg_UART1_USR2	(*((volatile unsigned long *)(IO_ADDRESS(0x206098))))
#define reg UART2 UTXD	(*((volatile unsigned long *)(IO_ADDRESS(0x207040))))
#define TXDC	0x0000008
_reg_PORTB_GIUS &= 0x0FFF _reg_PORTB_GPR &= 0x0FFFf	
_reg_UART1_UCR1 = 0x5;	
_reg_UART1_UCR2 = 0x4027;	
_reg_UART1_UCR4 = 1;	
_reg_UART1_UFCR = 0x00000	
_reg_UART1_UBIR = 0x000000	UF; 049:

