Implement a nine-data-bit UART on a PC

AUBREY KAGAN, WEIDMULLER LTD, MARKHAM, ON, CANADA

Many μ Cs, such as the 8051 and the 68HC11, can support a ninth data bit on the asynchronous serial port. This bit is useful in multidrop applications in which you can use it to denote an address on the serial bus, as opposed to data destined for a particular address. The UART used in IBM PCs (and clones) does not directly support this operating mode. However, through some software manipulation, you can add the PC to a serial bus and integrate it into a ninth-bit system, albeit with some limitations.

The method differs for data reception and transmission. As a result, the PC can work only in half-duplex mode. Because half-duplex communication is common practice on PC networks, this limitation is not a significant drawback. The technique also requires that the CPU check each incoming byte for the ninth bit. (You can usually configure a μ C to generate an interrupt when the ninth bit is set.) For the PC to receive the nine bits, it is necessary to treat the ninth bit as a parity bit. Although it's impossible to read the parity bit in the PC's UART directly, it is possible to analyze the received data byte and determine what the parity should be.

If analysis reveals a parity error, then the value of the ninth bit is opposite to the calculated parity. If no error exists, then the value of the ninth bit is equal to the calculated parity. In the 16550 UART, the FIFO includes the three error bits with each data byte, so the parity error (or lack thereof) is always associated with the current data byte. It is possible, however, to disable the FIFO feature. The technique for transmission is slightly different. The 8250/16450/16550 UART has a forced-parity format (also known as a "stick" parity), in which you can set the parity to a one or to a zero. You do this by setting bit 5 (stick parity) and bit 3 (parity enable) in the UART's line-control register (LCR). The transmitted parity bit is then the logical inverse of bit 4 of the LCR.

In the sample code in **Listing 1**, address 0xff (with bit 9 set) is reserved and used to indicate the last byte of the transmission. The first byte of the transmission is an address, and it transmits with bit 9 set. The RS-232C port connects to an RS-232C/RS-485 converter, where the RTS line controls the direction. The code given here is not interrupt-driven, but you could implement it as an interrupt-driven routine. The code comprises three modules: background (back.cpp), serial procedures (serial.cpp), and memory declaration (mem.cpp). Note that mem.cpp declares one include file (mem.h) for the public memory. You can download the files from *EDN's* Web site, www.ednmag.com. At the registered-user area, go to the Software Center to download the files from DI-SIG #2198. (DI #2198)

To Vote For This Design, Circle No. 418

//background program	switch (phase)
//developed with Turbo C++	
//operating under DOS	case 0:
	if (SerialIn())
#include "mem.h"	//checking for complete message received
#include <conio.h></conio.h>	
#define RTS 0x2	<pre>//now to process the input phase++;</pre>
	UARTLX();
//prototypes	//prepare UART to send
void setupUART (void);	}
void deAssert (int ControlPin);	break;
void Assert (int ControlPin);	case 1:
unsigned char SerialIn(void); void UARTrx(void);	<pre>//prepare to transmit rx buff[0]=0x0: //destination address</pre>
void UARTEX(Void);	rx_buff[1]=0x0; //destination address rx_buff[1]=0x13; //response
unsigned char UART TX clear(void);	rx_buff[2]=0xff;
unsigned char SerialOut (void);	//set last byte.
unsigned int checksum (unsigned char NumberOfBytes);	
	number_of_characters=3;
yoid main (void)	//variable for transmit routine
	rx pnt=0;
insigned int j;	<pre>//Intitialise the fetch pointer phase++;</pre>
comport=1;	break;
//setting to COM1	case 2:
	if (SerialOut())
module_address=0xa;	${//at}$ the end of the message
//PC address=10 decimal	//bump on to wait for complete transmission
	phase++;
<pre>//other transmission constants setupUART();</pre>) break:
//initialise the UART	case 3:
//Interaction the own	//wait for message to clear
capture enabled=0;	if (UART TX clear())
rx_pnt=0;	{
//Initialise variables	UARTIX();
Assert(RTS):	phase=0;
Assert(RTS); //turn the RS485 buffer to receive	} break;
// CATA CHE ADIGS DATIGN CO NECENCE	default:
while (1)	break;
	}
/*the actions are divided into several states as indicated by	
the variable "phase".	if (kbhit())
Phase=0- waiting for a complete serial message	<pre>{//terminate execution if any key pressed. break;</pre>
Phase=1- preparing a response Phase=2-wait for end of transmission	JIEGK;
Phase=3- wait for message to completely clear the UART (buffers	3
ampty) & then	
re-enable reception (turn RS485 buffer around)*/	

128 • EDN MAY 7, 1998