


# Single wire connects microcontrollers

ABEL RAYNUS, ARMITRON INTERNATIONAL, MELROSE, MA

Low-cost  $\mu$ Cs, such as Motorola's 68HC705 Series, offer great simplicity at the expense of some useful functions—notably, serial data transmission. Unlike their predecessors, these  $\mu$ Cs do not have serial communication interfaces (SCIs), serial peripheral interfaces (SPIs), or simple serial I/O ports (SIOPs). This method describes how you can overcome this deficiency by creating an asynchronous serial interface through  $\mu$ C software. The most obvious way to effect the interface is to use pulse-width coding to differentiate the start pulse and the logic 1 and 0 pulses. You can use any value of pulse-width ratio, depending on your design objectives. This application uses the 1-to-2-to-3 ratio, slightly modified for easy programming. So, logic 0, start, and logic 1 have widths of 0.75, 1.25, and 1.75 msec, respectively (Figure 1).


This example uses 68HC705J1A  $\mu$ Cs. The information to transmit accumulates in the output data register of the transmitting  $\mu$ C (Figure 2). The data-transmission subroutine (Listing 1) shows a fragment) generates the start pulse, which is followed by an 8-bit data word that reflects the state of the

FIGURE 1



Pulse-width ratios provide a convenient way to transmit serial data between  $\mu$ Cs lacking communications amenities.

FIGURE 2



With the help of some  $\mu$ C software, a simple one-wire connection provides serial communications between low-cost  $\mu$ Cs.

output data register. This pulse sequence goes, LSB-first, to the data-in input of the receiving  $\mu$ C. In the  $\mu$ C transmitter, you can use any output pin as data out. In the  $\mu$ C receiver, you can use any one of the four lower PortA pins (PA0 through PA3) as data in.

You should program the input pins as positive-edge, external-interrupt inputs. Because pins PA0 to PA3 combine in a logic-OR operation in the  $\mu$ C, you should connect the unused pins to ground to avoid false interruption. You should disable the  $\overline{\text{IRQ}}$  pin by connecting it to 5V. The external-interrupt subroutine (Listing 2) restores the data word, which can generate the proper response according to your design objectives. Listing 3 shows a fragment of the receiver routine. The program's watchdog utility lights a red LED to indicate that the communication link between the  $\mu$ Cs is broken or that it received the wrong sequence. The method also applies to

## LISTING 1—TRANSMITTER PROGRAM FRAGMENT

```

1 *****
2 * TRANSMITTER PROGRAM FRAGMENT *
3 *****
4 * Generates the sequence of start pulse and 8-bit word
5 * of data according to the content of register REG.
6 *****
7 *nclist
8 0000 0 Sinclude "std-j1a.asm"
9 *list
10 * I/O PORTS
11 data_out equ 7 ;prtA
12 * VARIABLES
13 org RAM
14 REG rmb 1 ;output data register
15 num rmb 1 ;bit test register
16 * INITIALIZATION
17 org MOR
18 fcb $00
19 org ROM
20 0300 9C ;init rsp ;reset stack pointer to $ff
21 0301 A680 ;lda #$80 ; pA7 as output
22 0303 B704 ;sta ddrA
23 0305 3F00 ;clr prtA
24 0307 3FC0 ;clr REG
25 0309 3FC1 ;clr num
26 * DATA TRANSMISSION SUBROUTINE
27 030B AE7D ;ldx #125T ;start pulse (1.25ms)
28 030D CD0335 ;jser pulse
29 0310 A601 ;lda #$01 ;0-bit test prepare
30 0312 B7C1 ;sta num
31 0314 B6C0 ;w1 lda REG ;is tested bit = 0?
32 0316 B4C1 ;and num
33 0318 270E ;beq w2
34 031A A8A7 ;lda #175T ;logic1 pulse (1.75ms)
35 031C CD0335 ;jser pulse
36 031F 98 ;clc ;0 -> C-carry bit
37 0320 38C1 ;lsl num ;go to next tested bit
38 0322 24F0 ;dcc w2 ;is it NOT a last bit?
39 0324 81 ;jrc ;return from DATA TRANSMISSION
40 0325 AB4B ;w2 -ldx #75T ;log0 pulse (0.75ms)
41 0327 CD0335 ;jser pulse
42 032A 20F3 ;bra w3
43 *****
44 032C A602 ;dly01x lda #2 ;Delay =0.01*x [ms]
45 032E 4A ;rep0 decA
46 032F 26FD ;bne rep0
47 0331 5A ;decx
48 0332 26F8 ;bne dly01x
49 0334 81 ;rts ;return from dly01x
50 *****
51 0335 1E00 ;pulse bset data_out,prtA ; width = x
52 0337 CD032C ;dly01x decA
53 033A 1F00 ;bcrl data_out,prtA
54 033C AB40 ;ldx #64T
55 033E CD032C ;jser dly01x
56 0341 81 ;rts ;return from pulse
57 *****
58 0342 80 ;un rti ;return from unused interrupts
59 07F8 org ;VECTORS
60 07F9 0342 fdb un ;Timer Interrupt unused
61 07FA 0342 fdb un ;External Interrupt unused
62 07FC 0342 fdb un ;SWI unused
63 07FE 0300 fdb init ;set restart address

```

wireless applications with minor modifications. You can download the complete **listings** from EDN's Web site, [www.ednmag.com](http://www.ednmag.com). At the registered-user area, go into the Software Center to download the files from DI-SIG, #2265. (DI #2265). EDN

To Vote For This Design, Circle No. 349

## LISTING 2—EXTERNAL-INTERRUPT SUBROUTINE

```
ART10.ASM          Assembled with IASM   04/09/1998  11:26  PAGE 2

57 * EXTERNAL INTERRUPT SUBROUTINE
58 ExtInt: clr      T
032E 3FC1          59          clr      W
0330 3FC0          60 e0      brset   data,prtA,e1 ;High level ?
0332 000011       61          brclr  WF,flag,e2 ;WF=0?
0335 01C31C       62          lda    W
0338 B6C0         63      cmp    #1      ;W=1?
033C 2724         64      beq    lq0
033E A103         65      cmp    #3      ;W=3?
0340 2728         66      beq    log1
0342 11C3         67      bclr  WF,flag ;0 -> WF
0344 2041         68      bra  e3
0346 3C11         69      inc  T
0348 B6C1         70 e1      lda  T
034A A137         71      cmp  #55T
034C 26E4         72      bnc  e0
034E A041         73      clr  T
0350 3CC0         74      w    W
0352 20DE         75      bra  e0
0354 B6C0         76 e2      lda  W
0356 A102         77      cmp  #2      ;W=2?
0358 262D         78      bne  e3
035A 10C3         79      bset  WF,flag ;1 -> WF
035C A6FE         80      lda  #5fe ;0 -> 0-bit of num
035E B7C4         81      sta  num
0360 2025         82      bra  e3
0362 B6C5         83 log0   lda  reg ;put 0 into given bit of
0364 B4C4         84      and  num ;reg. without changing
0366 E7C5         85      reg  sta  reg ;of the rest of its bits.
0368 200C         86      bra  e4
036A B6C4         87 log1   lda  num ;put 1 into given bit of
036C B7C6         88      sta  mem ;reg. without changing
036E B4C5         89      and  reg ;of the rest of its bits
0370 33C6         90      com  mem
0372 B8C6         91      eor  mem
0374 B7C5         92      sta  reg
0376 99          93 e4      sec          ;1 -> Carry bit
0378 39C4         94      rol  num      ;go to the next bit
037A 250C         95      bcc  e3      ;is it NOT the last bit?
037B 11C3         96      bclr  WF,flag ;0 -> WF word process flag
037D 17C3         97      bclr  WDF,flag
;0*****
```

## LISTING 3—RECEIVER-PROGRAM FRAGMENT

```
1
2 * RECEIVER PROGRAM FRAGMENT
3 *****
4 * Transfers the received serial data
5 * into content of the register WORD.
6 *****
7 *nolist
8 #include "std-jla.asm"
9 *list
0000
07F1          10      org  MOR ;pos.edge Ext.Interrupt
07F1 24       11      fcb  $24 ; on pA0 - pA3 enable
12 *I/O PORTS
07F2          13      data  equ 0 ;prtA Data Input pin
07F2          14      RedLED equ 7 ;prtA Red LED output pin
15 *Specific equates
07F2          16      WF    equ 0 ;Word processing flag
07F2          17      Fl    equ 1 ;signal preense flag
07F2          18      WDF   equ 3 ;watch-dog flag
19 * VARIABLES
00C0          20      org  RAM
00C0          21      w    rmb  1 ;pulse width counter
00C1          22      T    rmb  1 ;time (0.5 ms) counter
00C2          23      wdc  rmb  1 ;watch-dog counter
00C3          24      flag rmb  1 ;flag register
00C4          25      num  rmb  1 ;register to form word
00C5          26      reg  rmb  1 ;temporary word register.
00C6          27      mem  rmb  1 ;memory register
00C7          28      WORD  rmb  1 ;final received word register.
29 * INITIALIZATION
0300          30      org  ROM
0300 9C       31      init  rsp      ;reset stack pointer to $ff
0301 A6F0     32      lda  #5f0 ;pA0 - pA3 as input
0303 B704     33      stc  dda      ;pA4 - pA7 as output
0305 CD0118   34      jsr  in_set ;go to initial set
0308 1E0A     35      bset  IRQ5,ISCR ;ExtInt enable
030A 1A08     36      bset  TOIE,TSCR ;TOF interrupt enable
030C 9A       37      cli          ;interrupt enable
030D 06C303   38      m0      WDF,flag,m1 ;WDF=1? No data-in?
0310 00C3FA   39      brset  WF,flag,m0 ;WF=1? wait for word end
0313 CD0318   40      ml      jsr  in_set
0316 20F5     41      bra  m0
42 *****
0318 3F00     43      in_set  clr  prtA ;set red LED on
031A 5F       44      clr  clrx ;start to clear
031B EFC0     45      ao  clrx RAM,x ; 8 variables in RAM
031D 5C       46      incx
031E A308     47      cpx  #8T
0320 25F9     48      blo  a0
0322 81       49      rts          ;return from in_set
50 *****
0323 3CC2     51      TOFint  inc  wdc
0325 3DC2     52      tst  wdc ;wdc / 0 ?
0327 2602     53      bne  t0
0329 16C3     54      bset  WDF,flag ;1 -> WDF
032B 1608     55      t0      bset  TOFR,TSCR ;TOF reset
032D 80       56      rti          ;return from TOFint
```