

pulses shift the data so that the 8 bits appear in sequence at the shift-register output, QQ.

If the microcontroller's data direction briefly changes to input with high impedance, this shift-register data dominates because of the relative values of R_1 , R_2 , and R_3 , with R_3 being a much lower value. The high-impedance state must exist only for a time less than the R_1C_1 time constant (Figure 2). The microcontroller now reads the single bit of data. The action of three differing periods generates three functions: load, clock, and data read. The time the microcontrollers need to change port direction, read the pin data, and reset the pin's direction to output determines the timing. For example, a 1- μ sec microcontroller requires 10 μ sec.

To avoid spurious CP pulses, this time constant must be less than $0.33R_1C_1$, so R_1C_1 could be 30 μ sec and R_2C_2 could be 200 μ sec. These settings would allow a complete 8-bit read in about 1 msec. To achieve faster operation, re-




Figure 2 The high-impedance state must exist only for a time less than the R_1C_1 time constant.

place the RC delays with a precision retriggerable monostable multivibrator, such as NXP's 74HC123, and logic gates. You can expand the scheme with more shift registers to read dozens of signals.

Note that internal logic in the 74HC165 shift register prevents the CP signal from shifting data when LD is active. Resistor R_4 ensures the cor-

rect sequencing of LD and CP. Diodes D_1 and D_2 quickly discharge the capacitors to "reset" the delay function of R_1C_1 and R_2C_2 .**EDN**

REFERENCE

■ Niven, Rex, "RC lowpass filter expands microcomputer's output port," *EDN*, June 21, 2007, pg 74, www.edn.com/article/CA6451248.