

A Low-cost A/D Converter

BY SAMI A. SHAKIR

This simple, useful circuit
employs "current mirrors"
instead of conventional op amps

MORE and more digital techniques are finding applications in formerly exclusive domains of analog electronics—tests and measurements, communications, and the recording and reproduction of speech and music, to name a few. One necessary stage in any digital system that processes information originating in analog form is the analog-to-digital or A/D converter. In this article, we will present a low-cost A/D converter that you can build using readily available parts. The circuit can be used to experiment with the conversion of voltages, currents, and transduced physical quantities from analog into digital form.

About the Circuit. The A/D converter circuit, as shown in the schematic, employs a 12-bit CMOS counter and an LM3900 quad operational amplifier. Each of the op amps in an LM3900 IC employs the concept of a "current mirror" to amplify differential signals. They are known as Norton current-differencing amplifiers (CDAs) and are shown schematically as containing current 'sources to distinguish them from conventional operational amplifiers. Among the advantages of Norton CDAs are circuit simplicity, low cost, and the requirement of only a single-ended pow-

er supply from which each amplifier sinks a constant current independent of the supply voltage.

Stage *IC1A* generates a train of pulses whose duration is determined by the values of *R5* and *C1*. The frequency of the pulse train can be varied by adjusting potentiometer *RI*. Pulses generated by *IC1A* are applied to the noninverting input of *IC1B*. This Norton CDA is employed as an integrator which generates a staircase waveform. The staircase increases in amplitude as pulses are received from *IC1A*. It is applied to the inverting input of comparator *IC1C*.

The analog input signal is applied to the noninverting input of this comparator. As long as the staircase amplitude is less than that of the input signal, the output of comparator *IC1C* remains at +V, the positive supply voltage. The staircase continues to increase in amplitude until it just exceeds the input signal's amplitude, at which point the differential input current at *IC1C* becomes negative. This causes the output of the comparator to go to ground potential, and the resulting negative transition is capacitively coupled to the inverting input of comparator *IC1D*.

The negative pulse momentarily toggles the output of *IC1D* from its normal

(ground) state to the positive supply voltage. The resulting positive pulse resets both integrator *IC1B* and counter *IC2*, causing the output lines of the counter and the output of the integrator (that is, the staircase waveform) to go to ground potential. The process begins all over again as new pulses are generated by *IC1A* and applied to the integrator and counter.

In operation, the amplitude of the staircase waveform is continuously compared to the analog input signal. If the input is a constant dc level, the staircase increases to a certain amplitude during each cycle until integrator *IC1B* is reset by *IC1D*. Similarly, *IC2* will count up to a certain binary number and then be reset. If the input waveform changes with time, the amplitude attained by the staircase and the magnitude of the binary count generated by *IC2* just before the reset pulse is applied will vary. Accordingly, the larger the input signal, the greater the amplitude of the staircase and the count at the output lines of *IC2* at the instant before the reset pulse causes the outputs of *IC1B* and *IC2* to go to ground. The smaller the input signal, the lower the amplitude of the staircase and count of *IC2* at the instant before the reset command takes effect. The highest count attained by *IC2* be-

