# Circuit provides more accurate multiplication 

Yakov Velikson, Lexington, MA

曰Common analog multiplying devices employ methods using transistor parameters. Precise versions of these devices use the logarithm method of multiplication. This method involves the addition of logarithms and an exponential conversion (Reference 1). Using these methods, you can achieve a minimal error of $\pm 0.1 \%$. This Design Idea reduces the error, employs readily available standard components, and maintains the correct voltage scale.

The structure squares the sum and the difference of both components of the desired multiplication. The difference of these squared values yields the result of the multiplication. You can scale the desired multiplication of a and b using the identity of $4 \mathrm{ab}=(\mathrm{a}+\mathrm{b})^{2}-$
$(\mathrm{a}-\mathrm{b})^{2}$. In a conceptual diagram, blocks 1 and 2 represent the input part of the device (Figure 1). They comprise identical precise rectifiers. You implement these rectifiers with amplifiers $A_{1}, A_{2}$, $A_{3}$, and $A_{4}$ (Figure 2). They provide the addition and the subtraction of input voltages $V_{A}$ and $V_{B}$. The rectifiers create the output voltages $\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}+\mathrm{V}_{\mathrm{B}}\right), \mathrm{k}\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)$, which have only positive polarity. You connect these outputs to a two-channel ADC, Block 3, and then to two identical DACs: DAC $_{1}$ (Block 4) and $\mathrm{DAC}_{2}$ (Block 5).

The ADC converts $\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}+\mathrm{V}_{\mathrm{B}}\right)$ and $\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)$ to proportional codes $\mathrm{N}_{1}$ and $\mathrm{N}_{2}$. The ADC must handle the conversion over the full range of the absolute sum $\left|k\left(V_{A}+V_{B}\right)\right|$. The reference


Figure 1 Perform a multiplication of two values, $\mathrm{V}_{\mathrm{A}}$ and $\mathrm{V}_{\mathrm{B}}$, by using ADCs, DACs, and amplifiers to do the mathematics of an equivalent expression.

## DIs Inside

47 A few added components make a self-contained controller for 100A load

49 Simple night-light uses a photoresistor to detect dusk
50 Simple tester checks Christmas-tree lights
To see all of EDN's Design Ideas, visit www.edn.com/design ideas.
voltage of the ADC should be equal to the maximum expected value of $\left|\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}+\mathrm{V}_{\mathrm{B}}\right)\right|$. Codes $\mathrm{N}_{1}$ and $\mathrm{N}_{2}$ translate to Register 1 of $\mathrm{DAC}_{1}$ and Register 2 of DAC, respectively (Reference 2 ). These codes establish the values on the $\mathrm{R}-2 \mathrm{R}$ dividers of each DAC. The output voltages of blocks 4 and 5, comprising $\mathrm{N}_{1}\left|\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}+\mathrm{V}_{\mathrm{B}}\right)\right|$ and $\mathrm{N}_{2}\left|\mathrm{k}\left(\mathrm{V}_{\mathrm{A}}-\mathrm{V}_{\mathrm{B}}\right)\right|$, pass through operational amplifier $\mathrm{A}_{7}$ in Block 6. You configure the op amp with a differential input, which takes the difference between the inputs and creates the multiplication result on the output. For example, if both voltages $V_{A}$ and $V_{B}$ have a range of $\pm 10 \mathrm{~V}$ and the input range of the ADC is 0 to 10 V , then coefficient $k=R_{2} / R_{1}=0.5$. The full sum of each part should be $\pm 10 \mathrm{~V}$. Table 1 provides the results for all four quadrants of these conditions.

The systematic error of the multiplication is the sum of the discrete errors

RESULTS OF FOUR QUADRANTS

| $\mathbf{V}_{\mathbf{A}}(\mathbb{V})$ | $\mathbf{V}_{\mathbf{B}}(\mathbf{M})$ | $\mathbf{k}\left(\mathbf{V}_{\mathbf{A}}+\mathbf{V}_{\mathbf{B}}\right)(\mathrm{V})$ | $\mathbf{k}\left(\mathbf{V}_{\mathbf{A}}-\mathbf{V}_{\mathbf{B}}\right)(\mathbb{V})$ | $\mathbf{N}_{\mathbf{1}}$ | $\mathbf{N}_{\mathbf{2}}$ | $\mathbf{V}_{\mathbf{5}}(\mathbb{V})$ | $\mathbf{V}_{\mathbf{6}}(\mathbb{V})$ | $\mathbf{V}_{\mathbf{5}}-\mathbf{V}_{\mathbf{6}}(\mathbb{M})$ |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 5 | 3 | 4 | 1 | 0.4 | 0.1 | -1.6 | -0.1 | 1.5 |
| 5 | -3 | 1 | 4 | 0.1 | 0.4 | -0.1 | -1.6 | -1.5 |
| -5 | 3 | 1 | 4 | 0.1 | 0.4 | -0.1 | -1.6 | -1.5 |
| -5 | -3 | 4 | 1 | 0.4 | 0.1 | -1.6 | -0.1 | 1.5 |



Figure 2 The detailed schematic of the multiplier follows the block diagram of Figure 1.
of the ADC and both DACs. This error depends on the resolutions of these devices. Choosing an ADC and DACs with greater resolutions will further reduce the overall error.EDN

## REFERENCES

[ Tietze, Ulrich; Christoph Schenk; and Eberhard Gamm, Electronic Circuits, Second Edition, Springer, 2008, ISBN: 3540004297.

Peyton, AJ, and V Walsh, Analog
Electronics with Op Amps: A Source
Book of Practical Circuits, Cambridge
University Press, July 31, 1993,
ISBN: 052133604X.

