






.Block diagram



Revision History

Rev	Description
0.0	original
1.0	updated for ESD and EMI 1. add L1, C5 for EMI 2. add D1 to D8 for ESD
2.0	add C6 for 12V.






Capetronic(Taipei Development Center)

File CPD-L133


Size B Document Number CONNECTOR BRD


Date Monday, July 20, 1998

Sheet 1 of 1



CAPETRONIC CORP.			
Title CONTROL PANEL			
Size A	Document Number CPD-L133		Rev 1.0
Date: Thursday, February 12, 1998		Sheet 1	of 1











CAPETRONIC CORP.


POWER



Size	Document Number	Rev
A	CPD-4133	0.0















NOTE: Use LVDS0X and LVDS0Y to create ground planes around and between respective TX pins and connector 2120.



LVDS_3.3V_1 AND LVDS_3.3V_2 ARE VCC PLANE ISOLATED WITH SVCC

