CMOS gate makes long-duration timers using RC components

Raju Baddi, Tata Institute of Fundamental Research, Pune, India

The CD4011 CMOS NAND gate has a typical input current of 10 pA at room temperature. You can charge a capacitor connected to the gate input with currents on the order of hundreds of picoamperes and neglect the influence of the gate-input current on the charging time of the capacitor. You normally need large-value resistors to limit currents to this low level. These resistors are not commonly available. You can instead use a transistor as a current attenuator, despite its more usual amplifying nature.

The circuit in **Figure 1** uses one CD4011 package containing four NAND gates, which you can use to build four independent long-duration timers. Note, however, that temperature variations and component parameters

affect the timing, a situation that may be acceptable if you are not concerned about accurate timing and need only a simple circuit without large-value electrolytic capacitors and resistors.

The series-connected diode voltage drops of D_1 and D_2 bias current source Q_1 . The resulting voltage across R_1 is a Q_1 base-to-emitter-voltage junction drop less and sets the Q_1 collector current, which is also the Q_2 emitter current. The resulting Q_2 base current is its emitter current divided by its current gain and charges timing capacitor C_1 .

Before the start of the timed period, the gate output is high, biasing on Q_3 and Q_1 , allowing C_1 to charge through the baseemitter junction of Q_2 . This action holds the gate input sufficiently below its switching threshold to maintain its high output state. Momentarily closing and then releasing S_1 starts the timed period by discharging C_1 . This action drives the gate output low and ensures that Q_3 is biased off, which allows Q_1 and Q_2 to slowly charge C_1 through the constant-current action. The power-supply current draw of the gate increases somewhat as its input voltage pulls away from the 5V rail.

When the C_1 charge reaches the gateswitching threshold of approximately 2.5V, the gate output begins to rise, turning on Q_3 . This action increases the current through Q_1 and Q_2 , resulting in saturation of Q_2 and a faster charging of C_1 . This positive feedback provides the necessary hysteresis to complete the charging of C_1 and return the gate output high.





DIs Inside

44 Microcontroller drives piezoelectric buzzer at high voltage

44 Circuit simultaneously delivers square and square root of two input voltages

47 Conversion circuit handles binary or BCD

► To see and comment on all of *EDN*'s Design Ideas, visit www.edn.com/designideas.

Linearity with changes in R_1 is impossible due to variations in the transistor's current gain. The built and tested circuit does exhibit linearity with the value of timing capacitor C_1 , which you can choose experimentally for the required time. Once you determine a time for a short interval, such as that for a 10- or a 100-nF capacitor, you can use this knowledge to scale to longer tim-

ing. In the tested circuit, with $R_{\rm 1}$ set to 1 $M\Omega$, a $C_{\rm 1}$ value of 10 nF results in a time of 10 sec; a $C_{\rm 1}$ value of 100 nF increases the time to 100 sec.

Editor's notes: Constructing a low-current circuit is challenging. Some types of PCBsoldering flux can become conductive, wreaking havoc with what should be a tiny current. Consider "open-air" connection of the Q_1 -emitter collector and the Q_2 -emitter base leads to remove them from the board.

Transistor-leakage currents and current gains vary widely from device to device and with temperature. This variation can drastically affect the expected low-level current and capacitor charge time. Although the CD4011's typical input current

designideas

is 10 pA at room temperature, it could be as high as 100 nA and increase to 1 μ A at high temperature. Likewise, the transistor collector-to-base leakage could be a maximum of 15 nA at room temperature and 125 μ A at high temperature, and it approximately doubles for every 10°C rise in temperature. It might be necessary to hand-select transistors and CD4011 inputs or devices to overcome this problem. Also, remember to tie any other unused CD4011-gate inputs to ground or 5V to avoid floating-input problems.

Do not set R_1 so low that Q_1 or Q_2 saturates during the timed period; they

must remain in their linear region as set by the value of the Q_2 collector resistor. Timing capacitor C_1 should have a high-quality, low-leakage dielectric, such as polyester; check the leakage specifications of the size and type you intend to use for suitability with the low-level current.EDN