Applications for a New Ultra-High Speed Buffer

National Semiconductor Application Note 48



INTRODUCTION

Voltage followers have gained in popularity in applications such as sample and hold circuits, general purpose buffers, and active filters since the introduction of IC operational amplifiers. Since they were not specifically designed as followers, these early IC's had limited usage due to low bandwidth, low slew rate and high input current. Usage of voltage followers was expanded in 1967 with the introduction of the LM102, the first IC designed specifically as a voltage follower. With the LM102, engineers were able to obtain an order of magnitude improvement in performance and extend usage into medium speed applications. The LM110, an improved LM102, was introduced in late 1969. However, even higher speeds and lower input currents were needed for very fast sample and holds, A to D and D to A converters, coax cable drivers, and other video applications.

The solution to this application problem was attained by combining technologies into a single package. The result, the LH0033 high speed buffer, utilizes JFET and bipolar technology to produce a ultra-fast voltage follower and buffer whose propagation delay closely approaches speed-of-light delay across its package, while not compromising input impedance or drive characteristics. Table I compares various voltage followers and illustrates the superiority of the LH0033 in both low input current or high speed video applications.

CIRCUIT CONSIDERATIONS

The junction FET makes a nearly ideal input device for a voltage follower, reducing input bias current to the picoamp range. However, FET's exhibit moderate voltage offsets and offset drifts which tend to be difficult to compensate. The simple voltage follower of Figure 1 eliminates initial offset and offset drift if Q1 and Q2 are identically matched transistors. Since the gate to source voltage of Q2 equals zero volts, then Q1's gate to source voltage equals zero volts. Furthermore as Vp1 changes with temperature (approximately 2.2 mV/°C), VP2 will change by a corresponding amount. However, as load current is drawn from the output, Q1 and Q2 will drift at different rates. A circuit which overcomes offset voltage drift is used in a new high speed buffer amplifier, the LH0033. Initial offset is typically 5 mV and offset drift is 20 µV/°C. Resistor R2 is used to establish the drain current of current source transistor, Q2 at 10 mA.

The same drain current flows through Q_1 causing a voltage at the source of approximately 1.1V. The 10 mA flowing through R_1 plus Q_3 's V_{BE} of 0.6V causes the output to sit at



FIGURE 1. Simple Voltage Follower Schematic

zero volts for zero volts in. Q_3 and Q_4 eliminate loading the input stage (except for base current) and CR_1 and CR_2 establish the output stage collector current.

If Q_1 and Q_2 are matched, the resulting drift is reduced to a few $\mu V/^{\circ}C$.

PERFORMANCE OF THE LH0033 FAST VOLTAGE FOLLOWER/BUFFER

The major electrical characteristics of the LH0033 are summarized in Table II. All the virtues of a ultra-high speed buffer have been incorporated.

Figure 3 is a plot of input bias current vs temperature and shows the typical FET input characteristics. Other typical performance curves are illustrated in Figures 4 through 10. Of particular interest is Figure 8, which demonstrates the performance of the LH0033 in video applications to over 100 MHz.

APPLICATIONS FOR ULTRA-FAST FOLLOWERS

The LH0033's high input impedance (10¹¹ Ω , shunted by 2 pF) and high slew rate assure minimal loading and high fidelity in following high speed pulses and signals. As shown below, the LH0033 is used as a buffer between MOS logic and a high speed dual limit comparator. The device's high input impedance prevents loading of the MOS logic signal (even a conventional scope probe will distort high output impedance MOS). The LH0033 adds about a 1.5 ns to the total delay of the comparator. Adjustment of voltage divider R₁, R₂ allows interface to TTL, DTL and other high speed logic forms.

TABLE I. COMPARISON OF VOLTAGE FOLLOWERS

Parameter	Conventional Monolithic Op Amp LM741	First Generation Voltage Follower LM102	Second Generation Voltage Follower LM110	Specially Designed Voltage Follower LH0033
Input Bias Current	200 nA	3.0 nA	1.0 nA	0.05 nA
Slew Rate	0.5 V/µs	10V/µs	30V/µs	1500V/µs
Bandwidth	1.0 MHz	10 MHz	20 MHz	100 MHz
Prop. Delay Time	350 ns	35 ns	18 ns	1.2 ns
Output Current Capability	±5 mA	±2 mA	±2 mA	±100 mA



$n_{L} - 1$ $k_{1} - 1$ k_{1} k_{2}		In of Guilling and the second	DITTOY ACTIVES OF END MY CON	
V _{IN} = 1.0 Vrms	0.98	Bandwidth	V _{IN} = 1.0 Vrms	100 MH
$R_{L} = 1k, f = 1 kHz, R_{S} = 100k$		criggin) entitesegmi	$R_S = 50\Omega, R_L = 1k$	
$V_{\rm S} = \pm 15 V, R_{\rm S} = 100 k$	±13V	by a constantial	LE mV/C), Veg will Inseign	
R ₁ = 1k fight privalid at you		माभरा दियता योग, तथवा	the as internet an long current is di	

Voltage Gain

Output Voltage Swing

	Phat Deneration Voltage Poltower List 102	





The LH0033 was designed to drive long cables, shielded cables, coaxial cables and other generally stringent line driving requirements. It will typically drive 200 pF with no degradation in slew rate and several thousand pF at a reduced rate. In order to prevent oscillations with large capacitive loads, provision has been made to insert damping resistors between V+ and pin 1, and V- and pin 9. Values between 47 and 100 Ω work well for C_L > 1000 pF. For nonreactive loads, pin 12 should be shorted to pin 1 and pin 10 shorted to pin 9. A coaxial driver is shown in Figure 13. Pin 6 is shorted to pin 7, obtaining an initial offset of 5.0 mV, and the 43Ω coupled with the LH0033's output impedance (about 6Ω) match the coaxial cable's characteristic impedance. C1 is adjusted as a function of cable length to optimize rise and fall time. Rise time for the circuit as shown in Figure 12, is 10 ns.

Another application that utilizes the low input current, high speed and high capacitance drive capabilities of the LH0033 is a shield or line driver for high speed automatic test equipment. In this example, the LH0033 is mounted close to the device under test and drives the cable shield thus allowing higher speed operation since the device under test does not have to charge the cable.



TL/K/7318-5

FIGURE 12. LH0033 Pulse Response Into 10 Foot Open Ended Coaxial Cable





The LH0033's high input impedance and low input bias current may be utilized in medium speed circuits such as Sample and Hold, and D to A converters. *Figure 15* shows an LH0033 used as a buffer in medium speed D to A converter. Offset null is accomplished by connecting a 100 Ω pot between pin 7 and V⁻. It is generally a good idea to insert 20 Ω in series with the pot to prevent excessive power dissipation in the LH0033 when the pot is shorted out. In non-critical or AC coupled applications, pin 6 should be shorted to pin 7. The resulting output offset is typically 5 mV at 25°C.

The high output current capability and slew rate of the LH0033 are utilized in the sample and hold circuit of *Figure 16*. Amplifier, A1 is used to buffer high speed analog signals. With the configuration shown, acquisition time is limited by the time constant of the switch "ON" resistance and sampling capacitor, and is typically 200 or 300 ns.

A2's low input bias current, results in drifts in hold mode of

$$\frac{50 \text{ mV}}{\text{sec}}$$
 at 25°C and $\frac{1V}{\text{sec}}$ at 125°C.

The LH0033 may be utilized in AC applications such as video amplifiers and active filters. The circuit of *Figure 17* utilizes boot strapping to achieve input impedances in excess of 10 M Ω .



A single supply, AC souted annihiler is shown in Figure 136 oput inscrete is approximately 500k and output swing is it respect of BV petileto posity with a 130 mappy. The E-MM23 may be readily were in applications where terms manical supplies are univeliable of may not be describe. A

thride 800M mm of examination are of integrate exclanations are applied by the second state of the second



metrical supplies are unavailable or may not be desirable. A

160

The output voltage shift due to asymmetrical supplies may be predicted by:

$$\Delta V_{\rm O} \simeq (1 - {\rm Av}) \frac{({\rm V}^+ - {\rm V}^-)}{2} = .005 \, ({\rm V}^+ - {\rm V}^-)$$

where: Av = No load voltage gain, typically 0.99.

V+= Positive Supply Voltage.

V- = Negative Supply Voltage.

For the foregoing application, ΔV_O would be - 100 mV. This apparent "offset" may be adjusted to zero as outlined above.

Figure 19 shows a high Q, notch filter which takes advantage of the LH0033's wide bandwidth. For the values shown, the center frequency is 4.5 MHz.

The LH0033 can also be used in conjunction with an operational amplifier as current booster as shown in Figure 20. Output currents in excess of 100 mA may be obtained. Inclusion of 150Ω resistors between pins 1 and 12, and 9 and 10 provide short circuit protection, while decoupling pins 1 and 9 with 1000 pF capacitors allow near full output swing.

The value for the short circuit current is given by:

$$I_{SC} \simeq \frac{V^+}{R_{LIMIT}} = \frac{V^-}{R_{LIMIT}}$$

where: $I_{SC} \le 100 \text{ mA}$.

SUMMARY

The advantages of a FET input buffer have been demonstrated. The LH0033 combined very high input impedance, wide bandwidth, very high slew rate, high output capability, and design flexibility, making it an ideal buffer for applications ranging from DC to in excess of 100 MHz.



161

PIN Diode Drivers

National Semiconductor Application Note 49



(1)

(2)

INTRODUCTION

The DH0035/DH0035C is a TTL/DTL compatible, DC coupled, high speed PIN diode driver. It is capable of delivering peak currents in excess of one ampere at speeds up to 10 MHz. This article demonstrates how the DH0035 may be applied to driving PIN diodes and comparable loads which require high peak currents at high repetition rates. The salient characteristics of the device are summarized in Table I.

Parameter	Conditions	Value	
Differential Supply Voltage (V ⁺ - V ⁻)		30V Max	
Output Current		1000 mA	
Maximum Power	Il	1.5W	
t _{delay}	PRF = 5.0 MHz	10 ns	
t _{rise}	V ⁺ - V ⁻ = 20V 10% to 90%	15 ns	
t _{fall}	$V^+ - V^- = 20V$ 90% to 10%	10 ns	

TABLE I. DH0035 Characteristics

PIN DIODE SWITCHING REQUIREMENTS

Figure 1 shows a simplified schematic of a PIN diode switch. Typically, the PIN diode is used in RF through microwave frequency modulators and switches. Since the diode is in shunt with the RF path, the RF signal is attenuated when the diode is forward biased ("ON"), and is passed unattenuated when the diode is reversed biased ("OFF"). There are essentially two considerations of interest in the "ON" condition. First, the amount of "ON" control current must be sufficient such that RF signal current will not significantly modulate the "ON" impedance of the diode. Secondly, the time required to achieve the "ON" condition must be minimized.



FIGURE 1. Simplified PIN Diode Switch

The charge control model of a diode^{1,2} leads to the charge continuity equation given in equation (1).

$$= \frac{\mathrm{dQ}}{\mathrm{dt}} + \frac{\mathrm{Q}}{\tau}$$

where: Q = charge due excess minority carriers

 τ = mean lifetime of the minority carriers Equation (1) implies a circuit model shown in *Figure 2*. Un-

or Q =

der steady conditions
$$\frac{dQ}{dt} = 0$$
, hence:

Inc

where: I = steady state "ON" current.

ANODE



FIGURE 2. Circuit Model for PIN Switch

The conductance is proportional to the current, I; hence, in order to minimize modulation due to the RF signal, $I_{DC} \gg i_{RF}$. Typical values for I_{DC} range from 50 mA to 200 mA depending on PIN diode type, and the amount of modulation that can be tolerated.

The time response of the excess charge, Q, may be evaluated by taking the Laplace transform of equation (1) and solving for Q:

Q(s)

$$=\frac{\tau I(s)}{1+s\tau}$$
(3)

Solving equation (3) for Q(t) yields:

$$Q(t) = L^{-1} [Q(s)] = I\tau (1 - e^{-t/\tau})$$

(4)

The time response of Q is shown in *Figure 3a*. As can be seen, several carrier lifetimes are required to achieve the steady state "ON" condition ($Q = I_{DC} \bullet \tau$).

NUTITI IN. DEPEND OFFICE AN AN AN ON

The time response of the charge, hence the time for the diode to achieve the "ON" state could be shortened by applying a current spike, lpk, to the diode and then dropping the current to the steady state value, I_{DC}, as shown in *Figure 3b*. The optimum response would be dictated by:



n

Inc?

FIGURE 3b

to the turn on, except that in the "OFF" condition, the steady current drops to the diode's reverse leakage current. A charge, $I_{DC} \bullet \tau$, was stored in the diode in the "ON" condition and in order to achieve the "OFF" state this charge must be removed. Again, in order to remove the charge rapidly, a large peak current (in the opposite direc-

tion) must be applied to the PIN diode:

The turn off requirements for the PIN diode are guite similar

$$-lpk \gg \frac{Q}{\tau}$$

It is interesting to note an implication of equation (5). If the peak turn on current were maintained for a period of time, say equal to τ , then the diode would acquire an excess charge equal to lpk • T. This same charge must be removed at turn off, instead of a charge I_{DC} • τ , resulting in a considerably slower turn off. Accordingly, control of the width of turn on current peak is critical in achieving rapid turn off.

APPLICATION OF THE DH0035 AS A PIN DIODE DRIVER

The DH0035 is specifically designed to provide both the current levels and timing intervals required to optimally drive PIN diode switches. Its schematic is shown in *Figure 4*. The device utilizes a complementary TTL input buffer such as the DM7830/DM8830 or DM5440/DM7440 for its input signals.

Two configurations of PIN diode switch are possible: cathode grounded and anode grounded. The design procedures for the two configurations will be considered separately.

ANODE GROUND DESIGN

Selection of power supply voltages is the first consideration. Table I reveals that the DH0035 can withstand a total of 30V differentially. The supply voltage may be divided symmetrically at $\pm 15V$, for example. Or asymmetrically at $\pm 20V$ and -10V. The PIN diode driver shown in *Figure 5*, uses $\pm 10V$ supplies.

When the Q output of the DM8830 goes high a transient current of approximately 50 mA is applied to the emitter of Q_1 and in turn to the base of Q_5 .

 Q_5 has an $h_{fe}=20,$ and the collector current is $h_{fe}\times 50$ or 1000 mA. This peak current, for the most part, is delivered to the PIN diode turning it "ON" (RF is "OFF").

Ipk flows until C₂ is nearly charged. This time is given by: C2 Δ V

lpł

where: $\Delta V =$ the change in voltage across C₂.

Prior to Q_5 's turn on, C_2 was charged to the minus supply voltage of -10V. C_2 's voltage will rise to within two diode drops plus a V_{sat} of ground:

$$V = |V^-| - Vf(PIN \text{ Diode}) - Vf_{CR1} - V_{sat_{Q5}}$$
(8)
for $V^- = -10V$, $\Delta V = 8V$.

Once C_2 is charged, the current will drop to the steady state value, I_{DC} , which is given by:

$$I_{DC} = \frac{V}{R_M} - \frac{V^+}{R_3} - \frac{V_{CC}}{R_1}$$
(9)

where: $V_{CC} = 5.0V$ $R_1 = 250\Omega$

$$R_3 = 500\Omega$$

$$R_{M} = \frac{(R_{3} (\Delta V) (R_{1}))}{R_{1}V^{+} + I_{DC}R_{3}R_{1} + V_{CC}R_{3}}$$
(9a)



TL/H/8750-4

AN-49

(6)



For the driver of Figure 5, and $I_{DC} = 100 \text{ mA}$, R_M is 56 Ω (nearest standard value).

Returning to equation (7) and combining it with equation (5) we obtain:

$$=\frac{\tau I_{\rm DC}}{\rm lpk}=\frac{C_2 V}{\rm lpk} \tag{10}$$

Solving equation (10) for C2 gives:

For $\tau = 10 \text{ ns}$, $C_2 = 120 \text{ pF}$.

One last consideration should be made with the diode in the "ON" state. The power dissipated by the DH0035 is limited to 1.5W (see Table I). The DH0035 dissipates the maximum power with Q5 "ON". With Q5 "OFF", negligible power is dissipated by the device. Power dissipation is given by:

 $C_2 = \frac{1}{DC^2}$

$$P \text{ diss} \cong \left[I_{\text{DC}} \left(|V^-| - \Delta V \right) + \frac{(V^+ - V^-)^2}{R3} \right] \times (\text{D.C.}) \le P_{\text{max}}$$
(12)

where: D.C. = Duty Cycle =

Pmax = 1.5W

In terms of IDC:

$$I_{DC} \le \frac{\left[\frac{(Pmax)}{(D.C.)} - \frac{(V^+ - V^-)^2}{500}\right]}{|V^-| - \Delta V}$$
(12a)

For the circuit of Figure 5 and a 50% duty cycle, P diss = 0.5W.

Turn-off of the PIN diode begins when the Q output of the DM8830 returns to logic "0" and the Q output goes to logic "1". Q2 turns "ON", and in turn, causes Q3 to saturate. Simultaneously, Q1 is turned "OFF" stopping the base drive

$$P_{\text{DM}} = \left[\frac{(\text{Vel}(\mathbf{M})}{\Omega_{\text{M}}} + \log = (\text{Vel}(\mathbf{M}) - \Omega_{\text{M}}) \left[1 - \Omega_{\text{M}}\right] \right]$$

to Q5. Q3 absorbs the stored base charge of Q5 facilitating its rapid turn-off. As Q5's collector begins to rise, Q4 turns "ON". At this instant, the PIN diode is still in conduction and the emitter of Q4 is held at approximately -0.7V. The instantaneous current available to clear stored charge out of the PIN diode is:

$$bk = \frac{V^+ - V_{BEQ4} + V_{f(PIN)}}{R3}$$

$$\approx \frac{(h_{fe} + 1)(V^+)}{R_2}$$
(13)

where:

 $h_{fe} + 1 = current gain of Q_4 = 20$

 $V_{BE Q4} =$ base-emitter drop of $Q_4 = 0.7V$

V_{f(PIN)} = forward drop of the PIN diode = 0.7V

For typical values given, lpk = 400 mA. Increasing V+ above 10V will improve turn-off time of the diode, but at the expense of power dissipation in the DH0035. Once turn-off of the diode has been achieved, the DH0035 output current drops to the reverse leakage of the PIN diode. The attendant power dissipation is reduced to about 35 mW.

CATHODE GROUND DESIGN

DEB al gR Am Colloc =

Figure 6 shows the DH0035 driving a cathode grounded PIN diode switch. The peak turn-on current is given by:

 $(V^+ - V^-)(h_{fe} + 1)$

= 800 mA for the values shown.

The steady state current, IDC, is set by Rp and is given by:

$$I_{DC} = \frac{(V^+ - 2V_{BE})}{\frac{R_3}{h_{fe} + 1} + R_P}$$
(15)

(14)

where: 2VBE = forward drop of Q4 base emitter junction plus V_f of the PIN diode = 1.4V.

$$\frac{|VG|_{QM}}{|R_{\chi}|+|R_{\chi}|+|R_{\chi}|+|1\rangle} \approx 1)R_{D}$$
 or the values indicated adjustic $|VG|_{QM}|=|1.5V|$



(18)

In terms of Rp, equation (15) becomes:

$$Rp = \frac{(h_{fe} + 1)(V^+ - 2V_{BE}) - I_{DC}R_9}{(h_{fe} + 1)I_{DC}}$$
(15a)

For the circuit of Figure 6, and $I_{DC} = 100$ mA, Rp is 62Ω (nearest standard value).

It now remains to select the value of C1. To do this, the change in voltage across C1 must be evaluated. In the "ON" state, the voltage across C1. Vc. is given by:

$$(Vc)_{ON} = \frac{V^{+}R_{3} + Rp(h_{fe} + 1) (2V_{BE})}{R_{3} + (h_{fe} + 1) Rp}$$
(16)

For the values indicated above, (Vc)ON = 3.8V. In the "OFF" state, Vc is given by:

$$(Vc)_{OFF} = \frac{V^+ R_3 - |V^-|Rp}{Rp + R_3}$$
(17)

= 8.0V for the circuit of Figure 6.

Hence, the change in voltage across C1 is:

The value of C₄ is given, as before, by equation (11):

$$C_1 = \frac{I_{\rm DC}\tau}{V^-} \tag{19}$$

For a diode with τ = 10 ns and I_{DC} = 100 mA, C₁ = 250 pF.

Again the power dissipated by the DH0035 must be considered. In the "OFF" state, the power dissipation is given by:

$$P_{OFF} = \left[\frac{V^+ - V^-)^2}{R_3}\right]$$
 (D.C.)

(20)

where: D.C. = duty cycle = "OFF" time

The "ON" power dissipation is given by:

$$P_{ON} = \left[\frac{(Vc)_{ON}^2}{R_3} + I_{DC} \times (Vc)_{ON} \right] (1 - D.C.)$$
(21)

where: (Vc)ON is defined by equation (16).

Total power dissipated by the DH0035 is simply PON + POFF. For a 50% duty cycle and the circuit of Figure 6, P diss = 616 mW.

The peak turn-off current is, as indicated earlier, equal to 50 mA \times h_{fe} which is about 1000 mA. Once the excess stored charge is removed, the current through Q5 drops to the diodes leakage current. Reverse bias across the diode $= V^{-} - V_{sat} \simeq -10V$ for the circuit of Figure 6.

REPETITION RATE CONSIDERATIONS

Although ignored until now, the PRF, in particular, the "OFF" time of the PIN diode is important in selection of C2, R_M, and C₁, Rp. The capacitors must recharge completely during the diode "OFF" time. In short:

$$4 R_M C_2 \le t_{OFF}$$
(22a

$$4 R_P C_1 \le t_{OFF}$$
(22b)

SUMMARY

A unique circuit utilized in the driving of PIN diodes has been presented. Further a technique has been demonstrated which enables the designer to tailor the DH0035 driver to the PIN diode application.

REFERENCES

- "Pulse, Digital, & Switching Waveforms", Jacob Millman & Herbert Taub, *McGraw-Hill Book* Company, Inc., New York, N.Y.
- "Models of Transistors and Diodes", John G. Linvill, McGraw-Hill Book Company, Inc., New York, N.Y.
- National Semiconductor AN-18, Bert Mitchell, March 1969.

4. Hewlett-Packard Application Note 314, January 1967.

vides anti-arrely bots requiring over a vide mode of a contr og cummits in antiticin to antiasity for breakdown vollage ked ten temperature videficient

ELLIPHON NOTION

The reference in the UATTO is developed from the highlycontrol bits writtenbase writings of integration transitions. In the simplest from, the voltage in equal to the energy-basisgap voltage of the semiconductor material. For silicon, this a 1.255V Further, the output voltage is well determined in a conductors of the routput voltage is well determined in a

A initialized version of the references is shown in Figure 1, in this circuit, Ω_1 is operated at a relatively high gamminative the transition of Ω_2 is about the terminative of Ω_2 is about the terminative of the reference operation of the maximum ($\Delta V_{\rm BC}$) terminative termination have the two operations appears across P_0 if the terminative have be the terminative operation is a version P_0 if the terminative terminati terminative terminative terminative terminati



F-STREET, STREET,

Hard T. The Law Voltage Rule verse

CONCLUSION

The circuit of Figure 6 was breadboarded and tested in conjunction with a Hewlett-Packard 33622A PIN diode.

 I_{DC} was set at 100 mA, V⁺ = 10V, V⁻ = 10V. Input signal to the DM8830 was a 5V peak, 100 kHz, 5 μ s wide pulse train. RF turn-on was accomplished in 10–12 ns while turn-off took approximately 5 ns, as shown in *Figures 7* and *8*. In practice, adjustment C₂ (C₁) may be required to accommodate the particular PIN diode minority carrier lifetime.

100 Part of the second state of the loss of the loss of the loss of the loss of the second state of the

The entitleduce critege differential between two panels-

$$\frac{p_{\rm s}}{2} \log \frac{T_{\rm s}}{p} = \frac{T_{\rm s}}{2} \log \frac{T_{\rm s}}{p} = \frac{T_{\rm s}}{2} \log \frac{T_{\rm s}}{p}$$

Allered Statute at Laterty

Referring to Equation (1), the tast two terms are quite small and site multi-even smaller by making to very as introdute terministics. At any rate, they can be ignored for new bacauses they are of the arms order as errors caused by noistheoretical behavior of the terminitian that rough be forceordered simulation.

If the influence is composed of V_{BB} plan is voltage propositional to ΔV_{BB} the surgert voltage is obtained by adding (1) is its attendiated form to Ω ?

$$f_{mil} = V_{BB} \left(1 - \frac{T}{|T_0|}\right) + V_{BED} \left(\frac{T}{T_0}\right) + \frac{kT}{n} \log_n \frac{M}{M_0},$$
 (3)

Differentiating with respect to Inmplerature yield

$$\frac{\partial V_{BH}}{\partial T} = -\frac{V_{BH}}{T_0} + \frac{V_{BHH}}{T_0} + \frac{b}{q} \log_0 \frac{d_1}{d_2}, \quad (4)$$

For party temperature diff, this quartity should equal zero, giving

$$V_{gg} = V_{ggg} + \frac{kT_g}{q} \log_{1g} \frac{1}{q}$$
 (0)

The final term on the right is the folial emitter-base voltage while the record is the component proportional to emitterbase voltage offerential. Hence, it the sum of the term and requiring the term of the emitter-functor, an effective will be termer structure component.

Figure 7 shows the actual circuit of the LM113 G_1 and G_2 provide the ΔV_{RE} term and G_2 provides the Valuation as in the extrahiled chroat. The additional humanitons are tend to decrease the symmetric residences, improving the regulation of the returned equinal current only get G_2 in conjunction with summit immetric G_2 and G_2 provide a current source lead te G_2 to activitie with a

 $\Omega_{\rm P}$ and $\Omega_{\rm D}$ buffer $\Omega_{\rm A}$ signifies changes in operating summariand glue this releases a very low output residuation. $\overline{\Omega}_{\rm B}$ with the missioner constaint output of $\Omega_{\rm P}$ and absorber sity heats