DIY: **PROJECT**

PLL FM Transmitter

JOY MUKHERJI

his is a circuit that offers a challenge to electronics enthusiasts and hobbyists—an FM transmitter that uses readily available components and covers the FM broadcast



band in 100kHz steps. The frequency drift is controlled by phase-locked-loop

(PLL) method, making transmission frequency rock-solid all the time, just like commercial stations. Using DIP switches, simply punch in the frequency on which you wish to broadcast, and you are on the air.

Circuit and working

The circuit comprises two units. Unit 1 is the RF section of the transmitter, shown in Fig. 1, which transmits the

> FM signal. Unit 2 is the PLL control section, shown in Fig. 2, which helps in locking the transmission frequency. The circuit uses phase-lock loop that provides drift-free transmission frequency.

> The RF section is built around transistors T1-T4, with T1 (2N2222) in Colpitts oscillator configuration. The frequency of the oscillator is determined by coil L1 and capacitors C1, C2, C3 and C4. Modulating signal, which is in audio range, is fed through Jack1. D1 is a varactor diode,

working in reverse-bias mode. Since this is an FM transmitter, the deviation in the frequency of the oscillator is based on the amount of reverse-bias generated by the audio signal. Transistor T2 (2N2222) acts as a buffer that isolates the oscillator from the rest of the amplifier chain.

Frequency-modulated signal is coupled to driver transistor T3 (BF199) via capacitor C5. R7 is a current-limiting resistor. Transistor T3 is wired as a Class A amplifier and drives transistor T4 (2N3866A) via broadband impedance matching transformer L2. Power amplifier operates in Class B mode. Coil L4 and trimmer capacitor VC1 match transistor T4's collector to the antenna.

The PLL control section is built around 64/256 prescaler SAB6456A (IC1), programmable divide-by-N counter CD4059 (IC3), phase lockedloop comparator CD4046 (IC4), 14-stage ripple carry binary counter/oscillator



Fig. 1: RF section of the transmitter (Unit 1)

PARTS LIST			
Semiconductors:		C2	- 470pF ceramic disk
IC1	- SAB6456A 64/256 prescaler	C3-C5	- 15pF ceramic disk
IC2	- 7805 voltage regulator	C6, C8	- 1nF ceramic disk
IC3	- CD4059 programmable	C7, C21	- 1000µF, 25V electrolytic
	divide-by-N counter	C9, C14,	
IC4	- CD4046 phase-locked-loop	C18-C20, C22,	
	(PLL) comparator	C24	- 100nF ceramic disk
IC5	- CD4060 ripple carry binary	C10, C15	- 10µF, 25V electrolytic
	counter/oscillator	C11	- 200nF ceramic disk
IC6	- TL071 operational amplifier	C12	- 400nF ceramic disk
T1, T2, T6	- 2N2222 npn transistor	C13	- 220µF, 25V electrolytic
T3, T5	- BF199 npn transistor	VC1	- 50pF trimmer capacitor
T4	- 2N3866Å npn transistor	Miscellaneous:	1 1
D1	- MV209 varactor diode	RFC1	- 50T, 28SWG balun core
LED1	- 5mm LED	RFC2	- 25T, 28SWG balun core
Resistors (all 1/4-watt, ±5% carbon):		L1	- 4T, 4mm dia 26SWG
R1, R8, R19-R31	l - 47-kilo-ohm	L2	- Broadband transformer
R2, R15	- 100-kilo-ohm		6T primary 26SWG,
R3, R4	- 33-kilo-ohm		1T secondary, 20SWG
R5	- 330-ohm	L3	- 13T, 8mm dia 26SWG
R6, R7	- 100-ohm		air core
R9	- 3.3-kilo-ohm	L4	- 6T, 8mm dia 26 SWG
R10	- 18-kilo-ohm		air core
R11, R12, R16	- 10-kilo-ohm	CON-CON2	- 2-pin terminal connector
R13	- 220-ohm	X _{TAL} 1	- 6.4MHz crystal
R14	- 2.2-kilo-ohm	DIP1-DIP4	- DIP switch
R17	- 4.7-kilo-ohm	S1, S2	- On/off switch
R18	- 1-mega-ohm		 Audio input jack
VR1	- 100-kilo-ohm preset		- Co-axial cable
Capacitors:			- Heat sink for transistor T4
C1, C16, C17	- 22pF, ceramic disk		- Wire antenna

DIY: **PROJECT**



Fig. 2: PLL control section (Unit 2)

CD4060 (IC5) and operational amplifier TL071 (IC6).

This section uses voltage regulator 7805 (IC2) to provide regulated power supply of 5V for the working of IC1. IC5 generates 1.5625kHz reference frequency for the PLL at pin 1, which is fed to frequency comparator (IC4) at pin 14.

A low-level output is taken from the antenna via limiting resistor R9 (shown in Fig. 1), which is coupled to pin 2 of IC1 via capacitor C18. Pin 5 of IC1, the mode pin, is left open to select divide-by-64 mode. Output frequency of the transmitter is divided by 64. Transistor T5 converts the output of IC1 to 12V CMOS levels. The signal is further divided in programmable divide-by-N counter CD4059 (IC3). Output of CD4059 (pin 23) is connected to the frequency comparator pin 3 of IC4. The PLL comparator (IC4) compares the phase relationship between the reference signal on pin 14 with the input frequency on pin 3.

Depending upon the variance (phase relationship) up or down, a correction voltage is generated on pin 13 of IC4, which is applied to the varactor diode of the VCO to bring it precisely to 'on frequency.' An active low-pass filter (IC6) removes audible 1.5625kHz reference tone from the control voltage.

PLL Transmitter Test Points

Test point	Details	
TP0, TP3	0V (GND)	
TP1	+12V	
TP2	Transmitted frequency	
TP4	+5V	
TP5	Frequency as set by DIP1-DIP4	
TP6	1.5625kHz	
Note: All measurements are wirt GND		

The reference frequency of the PLL is multiplied by the programmable divider divide rate to give the final frequency. If the divider rate is 1024 (as set by DIP switches DIP1-DIP4

DIY: PROJECT



Fig. 3: Actual-size PCB layout of RF section



Fig. 5: Actual-size PCB layout of PLL control section



Fig. 6: Component layout of PCB of PLL control section



Fig. 4: Component layout of PCB of RF section

shown in Fig. 2), then the output will be $1.5625 \times 1024 \times 64 = 102.4$ MHz.

Similarly, a DIP setting of 1000 gives us an output frequency of 100MHz. LED1 lights up to indicate a lock on the selected frequency.

Construction and testing

An actual-size, single-layer PCB layout for Unit 1 is shown in Fig. 3 and its component layout in Fig. 4. Singlelayer, actual-size PCB layout for Unit 2 is shown in Fig. 5 and its component layout in Fig. 6.

Assemble the circuits on the PCBs to save time and minimise assembly errors. Unit 1 is connected to Unit 2 by a co-axial cable of short length. Open end of resistor R1, indicated as 'A' in Unit 1, is connected to pin 6 of IC6, indicated as 'A' in Unit 2, by co-axial cable. Similarly, open end of resistor R9, indicated as 'C' in Unit 1, is connected to open end of C18, indicated as 'C' in Unit 2, by co-axial cable. Ground the shield wire of the coaxial cable.

Keep all leads as short as possible. To test the circuit for proper functioning, connect stabilised 12V supply to both the units. The circuit will accept audio signal from just about anything (CD, tape, iPod or computer) and transmit the signal, which can be received by an FM radio. An external microphone amplifier can be used for speech. A good matching 50-ohm ground-plane antenna will greatly enhance the range of transmission. Use appropriate IC bases on the PCB.

The author is an electronics hobbyist and a smallbusiness owner in Albany, New York, USA. His interests include designing RF circuits



Physics Nobel Prize

In 'Physics Nobel Prize 2014 for LEDs as Future Lighting Devices' article in January issue, while explaining about PN junction (page 26) it is given that when no voltage is applied, a depletion region is formed. But should it not be so when voltage is applied?

> Pooja Math Kalaburgi

The author Dr S.S. Verma replies: That is correct! The formation of the depletion region in PN junction is formed when no voltage is applied.

In continuation to what follows in PN junction formation across the crystal is, there is a concentration gradient of holes and electrons. Holes that are in majority on p-side are minority carriers on n-type; and vice versa for electrons. Concentration gradient causes diffusion of charge carriers (holes and electrons) across the junction even without applied voltage.

Holes will diffuse from p-side to n-side, and electrons will diffuse from n-side to p-side. Some holes on p-side will combine with electrons that have diffused from n-side (some holes will disappear). This leaves un-neutralised acceptor ions (negative ions) near the junction on p-side.

Similarly, some electrons on n-side will combine with holes that have diffused from p-side, leaving un-neutralised donor ions (positive ions) near the junction on n-side. Thus, there will be an accumulation of positive and negative ions near the junction called depletion region.

PLL FM Transmitter

I am interested in 'PLL FM Transmitter' circuit published in December 2014 issue. I am stuck at RFC (RFC1 and RFC2) and balun cores? Please explain in detail about RFC and L2, and tell me how to make these, or where these are available? Rushiraj Jawale Mumbai

The author Joy Mukherji replies: RFC1 and RFC2 are wound on two-hole

'Spot An Error' Award Winners

In 'Precision-Guided Munitions: Guided Techniques' article under Defence Electronics section of February issue, under 'Types of guided weapons,' it is mentioned 'anti radiation weapons (ARMs),' but it should be anti radiation missiles (ARMs).

Siddharth Kaul

 \Box In 'Building Connected Internet of Things Widgets with Raspberry Pi and Intel Galileo' article in February issue, there is an error under 'Comparison between Galileo and Raspberry Pi Model B+'. GPIO pins for Raspberry Pi B+ are given as 26 instead of 40.

Tejas S. Hortikar



Errata

In 'Buyers' Guide' on modern multimeters

in March issue, under 'Notable Multimeter

Brands' (page 57), Rigol has been

binocular TV balun cores. These are

generally used at the back of a TV

for interfacing with the feeder wire.

These can be replaced with ready-

PLL reference tone of 1.5625kHz

from entering the RF section of the

transmitter via the power supply. Any

value between 1mH and 5mH will do.

RFC1 in the prototype is measured at

1.5mH. Use a 40µH to 100µH moulded

choke for RFC2. RFC2 is not critical

former wound on a TV balun core.

L2 is a simple broadband trans-

and can be eliminated altogether.

RFC1 is critical as it prevents the

made moulded RF inductors.

misspelled as Rigal.

Fig. 1: Balun cores



It can be made using two ordinary ferrite beads placed side-by-side, if binocular balun core is not available. Ferrite balun cores available in various sizes are shown in Fig. 1.

Pendulum Clock

In 'Javascript Based Canvas Pendu-

lum Clock' DIY article published in February issue, the screenshot (Fig. 2) on page 124 is wrong. An error message is supposed to pop up if Internet Explorer (IE) is used but, instead, it is asking for the default browser. When a script is not supported in IE, it should not show anything.

> Monish Meher Vashi

The author Sridhar Bukya replies:

The screenshot is correct. If you have installed more than one browser, say, IE and Google Chrome, on your PC, and if these are run for the first time, the message asking which browser should be used as default pops up. 'Cannot Run On Internet Explorer Browser' error message is shown along with other messages. The same is reproduced here in Fig. 2.

.html and *.htm* files both run on these browsers. IE versions lower than 11.0.9600.16438 may not support < canvas > element. I have run and tested the project on Google Chrome version 40.0.2214.111.

For older versions of IE, the page will return blank as it does not recognise < canvas > element.

6 APRIL 2015 | ELECTRONICS FOR YOU