## ABSTRACT.

Fast power switches with voltage ratings much higher than those of single fastswitching devices can be made by connecting Bipolar Transistors, Power MOSFET and IGBTs in series.
Problems associated with device characteristics such as balanced switching, steady state and thermal behaviour must be carefully considered when designing with such switches.
This note deals with the series connection behaviour analyzing both static and dynamic characteristics of the devices.
Two philosopies for driving circuits are
described and design criteria are given for obtaining optimum performance.

### 1.0 INTRODUCTION.

Advantages of BIPOLAR TRANSISTORS, Power MOSFETs and IGBTs reside in the simplicity of the driving circuit and on their high switching speed. But, applications of these devices are limited to maximum reverse voltage, generally up to $1000 \mathrm{~V}-1500 \mathrm{~V}$. Higher voltage ratings would make these devices unattractive due to problems related to their structure.

For example, theoretical $\mathrm{R}_{\mathrm{DS}\left(\frac{0 n)}{} \text { of a Power }\right.}$ MOSFET increases with the square of the voltage breakdown ( $\mathrm{R}_{\mathrm{DS}(\mathrm{on})}=5.93 \mathrm{E}-9$. (VDSMAX) ${ }^{2.5}$ ). Figure 1 showing the real behaviour of SGS-THOMSON Power MOSFETs versus breakdown voltage, demonstrates that the current rating of three 800 V Power MOSFETs in series will be higher than a single 2000V Power MOSFET.
Moreover, the design of IGBTs and BIPOLAR transistors with higher voltage ratings can be difficult due to the rise time of the switching waveform shown in figure 2.
Therefore, in some applications like battery chargers, inverters for medium voltage lines such as railway traction using frequencies up to 20 kHz or high resolution TV deflection with operating frequencies of up to 64 kHz , the series connection of fast switching power devices can be an interesting solution.
When connecting switching devices in series, voltage sharing during the off-state, and during transient must be carefully considered.
In fact the spread of leakage current creates unequal reverse voltage sharing. Delay between commutation due to switching time


Fig. 1. Ideal and real behaviour of $R_{D S(o n)}$ vs breakdown voltage.
differences causes transient overvoltage. If the parameters are temperature dependent, junction temperature difference must also be considered.

### 2.0 STEADY STATE VOLTAGE SHARING.

### 2.1 HOW TO BALANCE STEADY STATE VOLTAGE SHARING.

Figure 4 illustrates how the difference in blocking voltage characteristics results in unequal state voltage and how a resistor connected in parallel to each device (figure 3) equalizes the voltage sharing.

Equations 1 and 2 can be derived from the graphical information in figure 4 and to evaluate the value of $R$ that reduces the difference of blocking voltage to a fixed value $\Delta V_{R}$ with a fixed $V_{M}$.

$$
\begin{align*}
& \Delta V_{R 12}=V_{R 1}-V_{R 2}=R_{1} * \Delta I R_{12}  \tag{1}\\
& V_{M}=V_{R 1}+V_{R 2}+\ldots+V_{R n} \tag{2}
\end{align*}
$$

Equation (1) assumes that the leakage current is constant, this approximation is errs on the side of caution and introduces a safety margin.


Fig. 2. Storage time behaviour versus rated $B V_{\text {CES }}$ for bipolar transistors.


Fig. 3. Connection of sharing capacitors.

If we suppose that device 1 has the lower $I_{\mathrm{RM}}$, $V_{R 1}$ will be the maximum reverse voltage ( $V_{R 1}$ $=V_{\mathrm{RM}}$ ) and developing the equation (2):

$$
\begin{gathered}
V_{M}=V_{R M}+V_{R M}-\Delta V_{R 12}+\ldots \\
\ldots+V_{R M}-\Delta V_{R 1 n}=n=V_{R M}-\Sigma_{2}^{n} \Delta V_{R 1 n} \text { (3) }
\end{gathered}
$$

The worst case condition, when $n$ devices are connected in series, occurs when ( $n-1$ ) devices have maximum leakage current and one device has the lowest possible leackage current: $\Delta I \mathrm{R}_{\mathrm{In}_{\mathrm{n}}}=\Delta I \mathrm{R}_{\text {max }}$.
In this case, setting $R_{1}=R_{2}=\ldots=R_{n}$, the solution of the equations 1 and 2 gives:

$$
\begin{equation*}
R=\left(n \cdot V_{R R M}-V_{M}\right) /(n-1) * \Delta I R_{\max } . \tag{4}
\end{equation*}
$$

### 2.2 EVALUATION OF $\Delta I R_{\text {max }}$.

$\Delta I R_{\text {max }}$ is the sum of $\Delta I R_{D}+\Delta I R_{T}$, where:

- $\Delta I R_{D}$ is the maximum leakage current dispersion at a fixed $V_{R}$ and $T j$.
- $\Delta / \mathrm{R}_{\mathrm{T}}$ is due to the difference between the junction temperatures of each device ( $\Delta \mathrm{T} \mathrm{j}$ ). For devices today available $\Delta \mathrm{R}_{\mathrm{D}} \approx 0.61 \mathrm{RM}$ @ $V_{\mathrm{R}}=\mathrm{V}_{\mathrm{RRM}}$ and $\mathrm{Tj}=100^{\circ} \mathrm{C}$.


Fig. 4. Graphical calculation of sharing resistors when $V_{M}$ and $\Delta V_{R}$ are fixed.

The difference in junction temperature depends on both differences of power dissipation and on the thermal resistance between devices.

$$
\Delta \mathrm{Tj}=\Delta\left(\mathrm{R}_{\mathrm{th}} * \mathrm{P}_{\text {DISSIPATION }}\right)
$$

Experience shows that $\Delta \mathrm{Tj}=10^{\circ} \mathrm{C}$ is the maximum value for insulated devices mounted on the same heatsink.
Using the derating shown in figure 5, for $\Delta \mathrm{T} j=10^{\circ} \mathrm{C}$ :

$$
\Delta \mid \mathrm{R}_{\mathrm{T}}=0.2 \mathrm{IRM} .
$$

Taking a safety margin we can use:

$$
\Delta \mid R=0.85 \mathrm{IRM} .
$$

2.3 EXAMPLE 1: series connection of three STHV82 Power MOSFETs:
Ratings:
$V_{\text {DSS }}=800 \mathrm{~V}$
$I_{\text {DSS }} \max =1000 \mu \mathrm{~A} @ \mathrm{~T}_{\mathrm{j}}=125^{\circ} \mathrm{C}$
$\mathrm{R}_{\mathrm{DS} \text { (on) }} \max =2 \Omega @ \mathrm{~T}=25^{\circ} \mathrm{C}$
$R_{\text {thj-case }}=1^{\circ} \mathrm{C} / \mathrm{W}$

## APPLICATION NOTE

Conditions:
Maximum blocking voltage: $\mathrm{V}_{\mathrm{M}}=2000 \mathrm{~V}$ Maximum Current and duty cycle:
$\mathrm{I}_{\mathrm{M}}=3 \mathrm{~A}, \mathrm{t}_{\mathrm{on}} / \mathrm{T}=0.5$
Case temperàture:
$T_{\text {CASE }}=80^{\circ} \mathrm{C}$
Switching frequency: 50 KHz .
Calculation of sharing resistor values.
$T_{j}$ can be estimated using:
$R_{D S(\text { on })} @ T_{j}=100^{\circ} \mathrm{C}=R_{D S(\text { on })}\left(25^{\circ} \mathrm{C}\right) * 1.7$

$$
T_{j}=T_{\text {case }}+R_{\text {thj-case }}
$$

$R_{D S(\text { on })} \cdot I D^{2} \cdot t_{\text {on }} / T \approx 100^{\circ} \mathrm{C}$.
For $T_{i}=100^{\circ} \mathrm{C}$ using the derating of figure 5 :
$\mathrm{I}_{\mathrm{RM}}=(1-0.6) \mathrm{mA}=0.4 \mathrm{~mA}$
For safety operation and reliability
$V_{\text {RM }}=0.9 \mathrm{~V}_{\text {DSS }}=720 \mathrm{~V}$.
Using equation (4):
$R=(3 \cdot 720-2000) /(2 \cdot 0.4 \mathrm{E}-3)=200 \mathrm{k} \Omega$.
Maximum power dissipation of each resistor when $\mathrm{t}_{\mathrm{on}}=0: \mathrm{V}^{2} / \mathrm{R}=2.6 \mathrm{~W}$.


Fig. 5. Leakage current versus junction temperature.

### 2.4 IS IT POSSIBLE TO ELIMINATE THE SHARING RESISTORS?

For high frequency operation, it is necessary to consider the impedance of the output capacitance of the device which is in parallel with the sharing resistors.
In the previous example the impedance of the STHV82 output capacitance ( 150 pF ) is much lower than the calculated value of the sharing resistors:

$$
Z_{\text {Coss }}=1 / 2 \pi \mathrm{fCoss}=21 \mathrm{~K} \Omega \ll 200 \mathrm{~K} \Omega
$$

Therefore, if only high switching frequency conditions are expected, then the sharing resistors can be omitted.

### 3.0 DRIVING CIRCUIT FOR FAST SWITCHING DEVICES IN SERIES.

Two philosophies for driving switching power devices in series and for optimizing transient voltage sharing can be developed:

1) Driving each device in series with syncronized pulses and masking the difference of switching time.
2) Equalizing switching times with an optimized driving circuit.
Syncronized driving pulses can be generated by a transformer and delay turn-off time difference can be masked by snubber capacitors.
When continuous mode and wide range of duty cycle are required, it is difficult to design a method for driving the transformer. In this case auxiliary supplies and optocouplers can be used.
Equalization of switching times and continuous mode can be achieved using capacitive coupling between output circuit and driving circuit and diode network can be used for continuous bias.

### 3.1 DRIVING CIRCUIT GENERATING SYNCRONIZED PULSES AND TRANSFORMER COUPLING.

It is possible to achieve excellent synchronization of the driving pulses together with good control of the driving voltage and current.
Figure 6 shows a driving circuit for both voltage and current controlled devices.
The coupling inductances between the primary winding and every secondary must be as balanced as possible in order to equalize all the transfer impedances.
In both circuits the device driving current is limited on the primary side of the transformer; this feature reduces the difference in delay turn-off time of devices in series.
In fact during delay turn-off time or storage:

$$
\left(I_{D 1}+I_{D 2}\right)=I_{D} \cdot n_{2} / n_{1}
$$

Input impedances of devices $\approx 0$

$$
\left(-I_{B 1}=-I_{B 2}=I_{D} / 2\right) .
$$

At the end of storage for bipolar transistors or at the end of Miller effect for voltage controlled devices (Power MOSFET, IGBT) the input


Fig. 6. Syncronized Drive of fast switching power devices in series using a transformer.
impedance becomes very high and the driving current fall, when the faster device turns-off, the device with the higher turn-off delay time increases its switching speed because it is driven by all the available current $\left(-I_{B(G)}=I_{D} \cdot n_{2} / n_{1}\right)$.

### 3.2 EQUALIZATION OF TURN-OFF DELAY TIMES USING CAPACITANCES.

In the circuit of figure 7 , the capacitors transmit driving voltage to the high side devices and the diodes supply continuous gate voltage during the on state. The circuit works as follows.

During transition: We suppose that initially all Power MOSFETs are in the off state and capacitor voltages are balanced. When the positive edge is applied to drive circuit, $\mathrm{P}_{1}$ turns-on and pulls down the source of $P_{2}$. The capacitor network charges the gate of $P_{2}$. $\mathrm{P}_{2}$ starts turn-on phase and pulls down source of $P_{3}$ etc...
The turn-off phase is similar to the turn-on phase. When $P_{1}$ turns-off, the source of $P_{2}$ is pulled up. A negative voltage discharges the gate of $P_{2}$ into the capacitor network turning


Fig. 7. Capacitors and diode network driving Power MOSFETs connected in series.
$\mathrm{P}_{2}$ off, etc.
For a better voltage balance during switching, the capacitor must be charged to the same voltage ( $\mathrm{V}_{\mathrm{C}_{1}}=\mathrm{V}_{\mathrm{C} 2}=\ldots=\mathrm{V}_{\mathrm{C} 3}$ ); imbalance is due to Power MOSFET gate charge and discharge of the capacitors network. For this

$$
\Delta V_{\max }=(n-1) \cdot Q_{\text {GATE CHARGE }} / n * C
$$

During on state:
$\mathrm{V}_{\text {GATE }}(\mathrm{n})=\mathrm{V}_{\text {DRIVE }}-(\mathrm{n}-1) *\left(\mathrm{~V}_{\mathrm{DS} \text { (on) }}+\mathrm{V}_{\text {F diode }}\right)$ Therefore, for full saturation of every device connected in series a driving voltage greater than 15 V is necessary.
Possible configurations. This circuit configuration can be used for series connection of IGBTs and BIPOLAR TRANSISTORS.
When connecting IGBTs, sharing capacitors are necessary because the turn-off current tail of IGBTs does not depend on the driving circuit.

ADVANTAGES: Using POWER MOSFETs this circuit allows optimum dynamic voltage balance with low values of capacitors so minimizing energy dissipation.


Photo 1. Voltage sharing and drain current of two Power MOSFETs in series as described in the example 1.
$\mathrm{I}=2 \mathrm{~A} / \mathrm{div}, \mathrm{V}=500 \mathrm{~V} / \mathrm{div}$.

DISADVANTAGES: The circuit is critical when driving bipolar transistors due to high drive energy.
It is difficult to optimize switching waveforms. You can see in Photo 1 that current fall waveforms are not correct.
The driving voltage necessary for full saturation can be greater than the rated gate voltage.
For better on-state and switching performances, a regulator for each POWER MOSFET gate must be introduced (Figure 8) and optimization of the driving circuit will be necessary.

## EXAMPLE 2.

Photo 2 shows POWER MOSFET drain voltage balance and drain current behaviour in the circuit of figure 7, where STHV102 devices are connected in series and in parallel.

$$
\begin{gathered}
\mathrm{C}=1500 \mathrm{pF} . \\
\mathrm{Q}_{\text {GATE CHARGE }} \text { of } 2 \cdot \text { STHV102@ } \\
\left(\mathrm{V}_{\mathrm{G}}=15 \mathrm{~V}\right)=2 \cdot 85 \mathrm{nc}=170 \mathrm{nc}
\end{gathered}
$$ $\Delta V=170 \mathrm{E}-9 / 2 \cdot 1500 \mathrm{E}-12=56.5 \mathrm{~V}$



Photo 2. Load current and voltage sharing behaviour of two BUV46 in series as shown in figure 5. $\mathrm{C}_{\mathrm{S}}=4.7 \mathrm{nF}$,
$I_{B}=0.5 \mathrm{~A} / \mathrm{div}, \mathrm{I}_{\mathrm{LOAD}}=2 \mathrm{~A} / \mathrm{div}, \mathrm{V}=500 \mathrm{~V} / \mathrm{div}$.

### 4.0 TRANSIENT VOLTAGE SHARING WITH SYNCRONIZED DRIVING CIRCUIT.

The transition overvoltages due to the difference between turn-off times can be controlled using sharing capacitors as shown in figure 9.
During switching operation, discharge of the sharing capacitors generates power losses so reducing efficiency of the converter.
In this note we define the losses of efficiency due to the capacitors discharge as follows: Balancing losses/handled power $=\mathrm{n} * 0.5 * \mathrm{C}$ - $\mathrm{V}^{2} \cdot \mathrm{f} /\left(\mathrm{V}_{\mathrm{M}} \cdot \mathrm{I}_{\mathrm{C}} \cdot\right.$ duty cycle $)$.

### 4.1 HOW TO CALCULATE SHARING CAPACITORS.

Worst case condition occurs at turn-off with a inductive load. When the faster device in series turns-off, all the current load charges the capacitance in parallel to the slower device output, and generates a fast voltage rise.
Using suitable capacitances it is possible to retard the voltage rise and to fix $\Delta V_{R}$ as shown in figure 9.


Fig. 8. Driving circuit of figure 7 for optimized driving voltage and switch-off.

$$
\begin{equation*}
\mathrm{C}=\Delta \mathrm{Q} / \Delta \mathrm{V}_{\mathrm{R}}=\int_{\mathrm{t}_{2}}^{\mathrm{t}_{1}\left(I_{1}(\mathrm{t})-\mathrm{I}_{2}(\mathrm{t})\right) d t / \Delta \mathrm{V}_{\mathrm{R}} .} \tag{5}
\end{equation*}
$$

For $n$ devices connected in series and setting $C_{1}=C_{2}=\ldots .=C_{n}, \Delta t$ and $\Delta t$ are fixed to the maximum value.

### 4.2 SERIES OF BIPOLAR TRANSISTORS.

At turn-off the difference in storage time must be considered. In fact, denaturation at the end of the storage will cause collector voltage rise. For bipolar transistors the spread of this parameter, about $50 \%$, is much higher than the fall time. For this $\Delta \mathrm{Q}=\mathrm{I}_{\text {OFF }} \cdot \Delta \mathrm{t}_{\text {storage }}$ and the equation (5) becomes:

$$
\begin{equation*}
\mathrm{C}_{\text {MIN }}=\mathrm{I}_{\text {OFF }} * \Delta \mathrm{t}_{\text {storage }} / \Delta \mathrm{V}_{\mathrm{R} \text { max }} . \tag{6}
\end{equation*}
$$

## EXAMPLE 3:

Series connection of two BUV46AFI.

## Ratings:

$V_{C E S}=1000 \mathrm{~V}$
$1.5 \mu \mathrm{~s}<\mathrm{t}_{\text {storage }}<2.5 \mu \mathrm{~s} @ \mathrm{I}_{\mathrm{c}}=2.5 \mathrm{~A}$;
$\mathrm{I}_{\mathrm{B} 1}=-\mathrm{I}_{\mathrm{B} 2}=0.5 \mathrm{~A}, \mathrm{~T}_{\mathrm{c}}=25^{\circ} \mathrm{C}$.
$\mathrm{I}_{\mathrm{C} \text { nom. }}=5 \mathrm{~A}$


Fig. 9. Evaluation of sharing capacitors reducing the effect of delay turn-off time spread.

## Conditions:

Maximum turn-off clamping voltage:
$V_{M}=1600 \mathrm{~V}$.
$l_{\text {OFF }} \max .=3 \mathrm{~A}$.
Switching frequency:
15 KHz , duty cycle $=0.5$
$\mathrm{I}_{\mathrm{B} 1}=-\mathrm{I}_{\mathrm{B} 2}=0.5 \mathrm{~A}$

## Solution:

For safety margin:
$V_{\text {CEmax }}=0.9 * V_{\text {CES }}=900 \mathrm{~V}$
$\Delta V_{\text {R max }}=2 \cdot V_{\text {CEmax }}-V_{M}=200 \mathrm{~V}$
Using equation (6):
$\mathrm{C} 2_{\text {MIN }}=(3 \cdot 1 \mathrm{E}-6) / 200=15 \mathrm{nF}$.
The power dissipation due to discharge of sharing capacitors is:
Balancing losses $=\mathrm{P}_{\mathrm{D}}=\mathrm{C} \cdot \mathrm{V}^{2} \cdot \mathrm{~F}=144 \mathrm{~W}$.
(Balancing losses/handled power \%) = $P_{D} / I \cdot V_{\max } \cdot 0.5 \cdot \%=6 \%$
For better efficiency this energy must be reduced. For this, it is necessary to limit the maximum spread by a selection of devices. If $\Delta \mathrm{t}_{\text {storage }}=300 \mathrm{~ns}$, then a 4.7 nF sharing capacitor can be used as shown in photo 2.

### 4.3 SERIES OF POWER MOSFETs.

The current fall in POWER MOSFETs is very fast; equation (5) becomes:

$$
\Delta \mathrm{V}_{\mathrm{R}}=\mathrm{I}_{\text {OFF }} \cdot \Delta \mathrm{t}_{\mathrm{OFF}} / \mathrm{C}
$$

$t_{\text {OFFmax }}$ can be calculated using gate charge, as shown in figure 7:

$$
-t_{\text {OFF }}=\left(Q_{1}+Q_{2}\right) / I_{G A T E}
$$

If $\mathrm{I}_{\text {GATE }}$ is balanced for all devices in series, then $\Delta \mathrm{t}_{\text {OFF }}$ max can be calculated using the distribution of figure 11; moreover, due to
temperature independance of gate charge, temperature difference between junction devices can be disregarded:
$-\Delta t_{\text {OFF }}=5 / 100 \cdot\left(\right.$ typical value of $t_{\text {OFF }}$ )
If each POWER MOSFET has its own driving resistor, then tollerance of resistors must be considered and delay turn-off time can be calculated as follows:

$$
\begin{aligned}
& -t_{\text {OFF }}=t_{a}+t_{b}= \\
& R_{G} C_{G S} \ln 3+Q_{2} R_{G} /\left(V_{\text {Drive }}-G_{m} l_{D}\right)
\end{aligned}
$$

EXAMPLE 4: Series of two STHV102.

## Ratings:

$V_{D S}=1000 \mathrm{~V}$
Gate charge: $\mathrm{Q}_{1}+\mathrm{Q}_{2}=62 \mathrm{nc} \pm 5 \%$
Conditions:
$I_{G}=100 \mathrm{~mA}$.
Maximum clamping voltage:
$V_{M}=1600 \mathrm{~V}$
${ }^{\prime}$ OFF $=3 \mathrm{~A}$
$F=15 \mathrm{KHz}$, duty cycle $=0.5$

## Solution:

For safety margin:

$$
\begin{aligned}
& V_{D S \max }=0.9 \cdot V_{D S}=900 \mathrm{~V} \\
& \Delta V_{R \text { max }}=2 \cdot V_{D S \text { max }} \cdot V_{\text {max }}=200 \mathrm{~V}
\end{aligned}
$$

$$
\Delta t_{\mathrm{OFF}}=\Delta\left(\mathrm{Q}_{1}+\mathrm{Q}_{2}\right) / /_{\mathrm{G}}=
$$

6.2 E-9/100E-3 = 62ns.
$\mathrm{C}_{\text {MIN }}=(3 \cdot 62 \mathrm{E}-9) / 200=930 \mathrm{pF} .(1000 \mathrm{pF})$
$P_{D} @ F=15 \mathrm{KHz}=\mathrm{C} \mathrm{V}^{2} \cdot \mathrm{f}=9.6 \mathrm{~W}$
(Balancing Losses/handied power) $=0.4 \%$
Photo 3 shows devices behaviour with the conditions of the example and $\mathrm{C}=1500 \mathrm{pF}$.

### 4.4 SERIES OF IGBTs.

Photo 4 shows the behaviour of two 1000 V IGBTs in series at turn-off using an inductive load with sharing capacitors (1500pF). Due to the high fall time value (figure 9), the total voltage ( $V_{\text {CE1 }}+V_{C E 2}$ ) can reach the clamping voltage before the end of current fall.
Therefore, the equation (6) can not be simplified and $\Delta V_{R}$ must be split as follows:

$$
\Delta V_{R}=\Delta V_{R 1}+\Delta V_{R 2}
$$

where:
$\Delta V_{R_{1}}=V_{1}-V_{2} @ t=t_{a}$ (photo 4) is due both, to the delay turn-off time difference, and to the difference of current tail during voltage rise.
$\Delta V_{R 2}$ is due to the difference of sharing capacitor charge when $\mathrm{V}_{1}+\mathrm{V}_{2}=\mathrm{V}_{\text {CLAMP }}$ $=$ constant due to the difference of current tail and $\Delta \mathrm{t}_{\text {FALL }}: \Delta \mathrm{V}_{2}=\Delta \mathrm{Q}_{2} / 2 \mathrm{C}$
The minimum value of sharing capacitor can not be calculated easily due to the influence of $\mathrm{dV} / \mathrm{dt}$ on the current tail behaviour.
For easy evaluation, the charge time of the sharing capacitor $\left(\mathrm{t}_{\mathrm{a}}-\mathrm{t}_{0}\right)$ must be equal to the naximum $t_{\text {FALL }}$. In this case:

$$
C=2 \cdot\left(I_{\text {OFF }}-I_{\text {TAIL }} / 2\right) \cdot t_{\text {FALLmax }}
$$

$$
\Delta V_{\mathrm{R}}=\Delta V_{\mathrm{R} 1}=\left(\Delta \mathrm{t}_{\text {OFF }} *\left(\mathrm{l}_{\text {OFF }}-I_{\text {TAIL }} / 2\right)\right) / \mathrm{C}+
$$

$$
\Delta l_{\text {TAIL }} * t_{\text {FALLmax }} / 2 \mathrm{C}
$$

$\mathrm{st}_{\mathrm{OFF}}$ depending on gate charge spread is temperature independent.

TAIL, $\left.\Delta\right|_{\text {TAIL }}, t_{\text {FALL }}$ are temperature dependent as shown in figure 13.

## EXAMPLE 5:

Series of two IGBTs STGH8N100.

## Ratings:

$V_{\text {CESmax }}=1000 \mathrm{~V}$
${ }^{{ }^{C}}{ }^{\text {max }}=8 \mathrm{~A} @ \mathrm{Tc}=125^{\circ} \mathrm{C}$
$\mathrm{t}_{\text {FALL }}=800 \mathrm{~ns} \pm 20 \% @ \mathrm{Tc}=125^{\circ} \mathrm{C}$
(see figure 9)
Gate charge $=60 \mathrm{nc} \pm 5 \%$
(similar to STHV102)

## Conditions:

$V_{\text {CLAMP }}=1600 \mathrm{~V}$
$\Delta V_{R_{\text {max }}}=200 \mathrm{~V}$
$I_{C_{\text {max }}}=8 \mathrm{~A}$
$T \mathrm{~J}_{\text {max }}=125^{\circ} \mathrm{C}$
$I_{\text {GATE }}=100 \mathrm{~mA}$
$f=15 \mathrm{Khz}$, duty cycle $=0.5$

## Solution:

$\mathrm{C}=2 \cdot\left(\mathrm{I}_{\mathrm{OFF}}-\mathrm{I}_{\text {TAIL }} / 2\right) \cdot$ $\mathrm{t}_{\text {FALLImax }} / \mathrm{V}_{\text {CLAMP }}=7.8 \mathrm{nF}$
$\Delta t_{\text {OFF }}=\Delta\left(Q_{1}+Q_{2}\right) / I_{G}=$
$6.2 \mathrm{E}-9 / 100 \mathrm{E}-3=62 \mathrm{~ns}$.
$\Delta \mathrm{V}_{\mathrm{R}}=\Delta \mathrm{V}_{\mathrm{R} 1}=\left(\Delta \mathrm{t}_{\text {OFF }} *\left(\mathrm{I}_{\text {OFF }}-\mathrm{I}_{\text {TAIL }} / 2\right) / \mathrm{C}+\right.$ $\Delta \mathrm{I}_{\text {TAIL }} \cdot \mathrm{t}_{\text {FALLImax }} / 2 \mathrm{C}=113 \mathrm{~V}$
Resulting $\Delta \mathrm{V}_{\mathrm{R}} \ll 200 \mathrm{~V}$, a 6.8 nF capacitor can be used and $\Delta V_{R}=130 \mathrm{~V}$.
Balancing losses =

$$
P_{D}(15 \mathrm{KHz})=C \cdot V^{2} \cdot f=65 W
$$

(Balancing Losses/handled power) $=$

$$
P_{D} / V_{\max } \cdot 1 \cdot 0.5=1 \%
$$



Pholo 3. Load current and voltage sharing of two Power MOSFET STHV102 in series as shown in figure 5. $C_{S}=1.5 \mathrm{nf}$, $\Delta \mathrm{t}_{\text {off }}=60 \mathrm{~ns}, I=2 \mathrm{~A} \mathrm{div}, \mathrm{V}=500 \mathrm{~V} / \mathrm{div}$.


TURN-OFF WITH SNUBBER
Fig. 10. Turn-off behaviour of Power MOSFET when connecting snubber capacitors.


Fig. 12. Current fall behaviour of IGBT devices.


Photo 4. Turn-off behaviour of two IGBTs STGH8N100 in series with syncronized driving pulses. $\mathrm{C}=1.5 \mathrm{nF}, \mathrm{T}_{\mathrm{j}}=100^{\circ} \mathrm{C}$. $\mathrm{I}=2 \mathrm{a} / \mathrm{div}, \mathrm{I}_{\text {CHARGE }}=0.5 \mathrm{~A} / \mathrm{div}, \mathrm{V}=200 \mathrm{~V} / \mathrm{div}$.


Fig. 11. Spread of the Power MOSFET gate charge.

$V c e=800 \mathrm{~V}, \mathrm{Ic}=8 \mathrm{~A}, \mathrm{Vg}=15 \mathrm{~V}, \mathrm{Rg}=100 \mathrm{hm}$
Fig. 13. $\mathrm{t}_{\text {FALL }}$ and current tail of IGBTs vs junction temperature.

### 5.0 CONCLUSIONS.

Every switching power device can be connected in series successfully in order to make a power switch for fast switching applications working at a voltage greater than 1500 V.
For optimum voltage sharing during steady state and switching, it is necessary:

- to make a compromise with the additional power losses introduced by sharing capacitors and by sharing resistors.
- that the junction temperature difference between devices in series must be as low as possible; especially for bipolar transistors and IGBTs.
Bipolar transistors require a selection by storage time.
Power MOSFETs are temperature independent and have very low parameter
spread, making them easy to connect in series.
IGBTs need considerable sharing capacitors, but these devices are attractive thanks to their very low saturation voltage and low driving energy.
The driving circuit can be made either by using a trahformer for syncronized driving pulses, or with a diode and capacitor network.
When using a transformer, driving voltage or current can be controlled easily, but, continuous mode and a wide range of duty cycle can be a problem .
The diode and capacitor network allows equalisation of devices turn-off time, so reducing sharing capacitors value when gate voltage controlled devices are used. This method requires hard optimization of the circuit for very fast switching applications.

