## Memory-termination IC balances charges on series capacitors

Clayton B Grantham, National Semiconductor, Tucson, AZ

As one of today's most interesting component families, highvalue capacitors offer ratings ranging from tenths to tens of farads but suffer from relatively low working voltages. For example, Maxwell's (www.maxwell. com) PC10 ultracapacitor occupies an area about the size of a large postage stamp and the thickness of four stacked US 25-cent coins. The PC10 provides 10F capacitance, a 2.5A maximum discharge-current rating, and an  $18\Omega$  ESR (equivalent-series resistance). However, its rated working voltage is only 2.5V.

To accommodate a supply voltage greater than 2.5V, you can connect two capacitors in series, halving the available capacitance and doubling the overall voltage rating. However, due to differences in leakage current and capacitance, the voltage at the capacitor's common connection can vary, and your design must ensure that you do not exceed either capacitor's maximum voltage rating. If the series-connected capacitors' charge and discharge currents are relatively small, you can connect equal-valued charge-balancing resistors across both capacitors. But for farad-range capacitors that can deliver amperes of current, you need a more efficient approach.

The theoretical voltage across a capacitor comprises its initial voltage,  $V_{\rm C}(0)$ , plus the integral of the capacitance, C, multiplied by the capacitor's current over time:  $V_{\rm C}(t) = V_{\rm C}(0) + C \times \int I(t) dt$ . In a two-capacitor divider, the current through both capacitors is



Figure 1 This simple circuit requires only a single IC to balance the charges on two series-connected, low-voltage, high-value capacitors and maintain their common junction at one-half of the supply voltage.

## designideas

identical, and the loop equation, including the supply voltage, becomes:  $V_{SUPPIY} = V_{C1}(0) + V_{C2}(0) + (C_1 \times C_2)/(C_1 + C_2) \times JI(t)dt$ . During charging to a 5V-supply level, differences in tolerances between C<sub>1</sub> and C<sub>2</sub> or residual voltages on either capacitor cause the voltage across one capacitor's terminals to exceed 2.5V and cause the other to fall below 2.5V.

To overcome this undesirable mismatch, the LP2996 DDR termination regulator,  $IC_1$ , sinks or sources current from both capacitors and actively maintains their voltages at one-half of the supply voltage (**Figure 1**). The LP-2996 provides an active termination for DDR-SDRAM devices and can sink or source large amounts of cur-

rent; its data sheet's nomenclature and labels reflect its intended memory-support role. The LP2996's Class B output,  $V_{TT}$ , drives the capacitors' common connection, actively maintaining the junction at  $V_{DDQ}/2$  and becoming active only when the capacitors get out of balance. At balance, the LP2996 wastes no charging current and thus operates efficiently. The device's data sheet specifies that the LP2996's out-of-balance error amounts to a  $V_{TT}$  offset of  $\pm 20$  mV around the  $V_{DDQ}/2$  setpoint. Figure 2 shows charge and discharge



Figure 2 The oscilloscope waveforms within the active-balance circuit show the power-supply rail voltage (top trace), the midpoint voltage at the junction between the two capacitors (middle trace), and the charge/discharge current (lower trace, scaled to 1A per division). The traces reflect a 1A charge interval to 5V, followed by a 1A discharge to 0V. The waveform steps at the start of the charge and discharge intervals are due to the capacitor's internal ESRs.

waveforms for 1A current steps.

This active balancing circuit does impose some limitations. Using a power supply rated at 5V and 1A, the two capacitors achieve charge balance in a maximum of 25 sec: Charge time=5F×5V/1A. The initial charging interval overcomes any initial prebias charge on either  $C_1$  or  $C_2$ . The steadystate current flow into and out of the LP2996 amounts to a fraction of the high current flowing through the capacitors and is just sufficient to overcome any tolerance mismatch in the two. The LP2996 includes thermal-shutdown protection, but an instantaneous short circuit across either capacitor may occur too quickly to activate the protection circuitry.

Thermal considerations determine the capacitor's maximum current-handling capability, and the PC10's data sheet derates the current downward from 2.5A. You can connect  $1\Omega$  current-limiting resistors in series with both capacitors if the power supply provides charging current in excess of 2A.

Upon interruption of the power supplied to the circuit, the LP2996 imposes a self-discharge current of less than 1 mA, which represents a capacitor-"battery" discharge rate of 5000 sec per volt into an open

circuit. You can reduce the LP2996's self-discharge current by applying an external control signal to its shutdown input. Upon power interruption, the two-capacitor string can supply a constant-current load of 1A for 15 sec over a voltage change from 5 to 2V. You can connect additional pairs of capacitors in parallel to provide additional current, but, depending on capacitance mismatches, initial bias voltages, and current demand, you may need additional LP2996s to maintain charge balance.**EDN**