# AN AUTOMATIC LINE VOLTAGE SWITCHING CIRCUIT 

## ABSTRACT

The voltages found in line sockets around the world vary widely. Power supply designers have, most often, overcome this problem by the use of a doubler/bridge switch that can double the 120 V nominal line and simply rectify the 240 V nominal voltage.

A two device solution (comprising an integrated circuit and a customized triac) that will adapt the power supply to various line voltages around the world is described in the following paper. This circuit replaces a manual switch and could also open special markets. Other advantages of this integrated circuit solution are ease of circuit design, lower power dissipation, a smaller component count and additional safety features.

## INTRODUCTION - THE DOUBLER/BRIDGE CIRCUIT.

AC line voltages the world over can be divided into two main categories :
a) 120 V nominal, 60 Hz systems. Electronic equipment is usually designed to run in the

90V-132V range.
b) 240 V nominal, 50 Hz systems. Equipment has to be designed to run in the $187 \mathrm{~V}-264 \mathrm{~V}$ range.

A good reference for the various line voltages around the world is found in [1].

Power supplies built to run off these voltages have to be either wide range input or must use a doubler/bridge circuit. The disadvantage of the wide range input scheme - that all components have to meet worst case current and voltage requirements - makes such a solution popular only at less than 75W power levels. The popular doubler/bridge circuit is shown in Fig. 1. When the $A C$ input voltage is 120 V nom. (doubler mode ) the switch S 1 is closed. During the positive half cycle of the input voltage capacitor C1 is charged. During the negative half cycle of theinput voltage, capacitor C 2 is charged to the peak line voltage. When the line voltage is 240 V nom. (bridge mode), the switch S 1 is open and the circuit works like a conventional bridge rectifier.

Figure 1. Schematic Diagram of a Doubler/Bridge Circuit.


At power levels of over 500 W , power factor correction circuits and three phase line input voltage circuits dominate. So, the automatic line voltage switching (AVS) circuit is used mostly in the 75W-500W power range.

The recent push to replace the mechanical switch S1 in Fig. 1 with an automatic line voltage switching (AVS) circuit came from computer
manufacturers. They found that the small additional.cost of the AVS circuit is less than the costs of power supply failures incurred by inadvertently positioning the switch in the wrong position.

While many of the early AVS designs used relays, the triacs, with their superior reliability, small size and low cost are now more popular.

Figure 2. Discrete AVS Circuit Block Diagram


## DISCRETE AUTOMATIC VOLTAGE SWITCHING CIRCUIT

Figure 2 shows a diagram of the various blocks comprising a discrete implementation of the AVS circuit. The line voltage selection circuit can be divided into three main functions:

1. Detection of peak line input voltage. Various schemes use resistive or capacitive di-viders to measure the voltage across C1 and C 2 .
2. Comparison with a reference voltage that is generated with the help of a zener diode. A simple comparator can be implemented with two small signal transistors.
3. Drive for the triac. If the circuit is to be in the doubler mode, then the output signal of the comparator is boosted to provide the
drive to turn the triac on. This interface circuitry can consist of a high voltage transistor and bias resistors.

## DISCRETE VS INTEGRATED CIRCUIT AVS.

An IC based AVS circuit should be designed to overcome the disadvantages of the discrete solution that are listed below.

## 1. Power Dissipation.

This is critical because the entire supply current necessary for the operation of the AVS circuit comes from the high voltage bus. Every milliampere of current saved in the sensing, comparison and drive circuitry increases the efficiency of the entire system.

$$
P_{D}(A V S)=k^{*}\left(V_{A C}\right)^{2} .(1)
$$

About $80 \%$ of the power lost in the AVS scheme
is in the gate drive to the triac. This means that a sensitive gate triac is the best candidate for the switch S1 in Figure 1.

Discrete AVS solutions usually use between 5W and 12 W .

## 2. Immunity to Input Line Voltage Transients.

Most power supplies today are designed to meet IEEE 587 or similar line transient specifications. We must choose a triac that withstands these transient voltages without any triggering. So we have to make a compromise between low gate drive requirements (IGT) and good static $\mathrm{dv} / \mathrm{dt}$ immunity. The gate drive circuit of the triac must also be designed to reduce any parasitic voltages at the gate. The gate non- trigger voltage ( $\mathrm{VGD}_{\mathrm{GD}}$ ) of most triacs is about 0.2 V .

## 3. Effect of Line Sags and Sürges.

Line voltages are generally considered to vary about + - $10 \%$ from their nominal values. The 120 V nominal can be as high as 132 V and the 208 V nom. can fall to 187 V . Between 132 Vac and 187 Vac , there exists a window, in which we have to design the threshold voltage of the comparator in Fig. 2. Additional ('strife', etc.) test requirements can reduce this window to a smaller 140 V to 170 V . An analysis of worst case component tolerances is critical in AVS design.

Ultimately, however, there will always be line voltage waveforms that will fool an automatic voltage selection scheme. One can think of situations where, say, a large motor will pull the line voltage down below the threshold voltage during startup. A good AVS system will monitor the line voltage and protect the power supply. In some applications, the bridge mode ( 240 V mode) is considered the fail safe mode and if the unit starts off in the bridge mode, it should not be able to change modes till the power is recycled.

## SGS-THOMSON AVS10 SOLUTION.

We at SGS-THOMSON studied the possibility of an integrated circuit solution for this application. The cost constraints ruled out any exotic single chip solutions and forced us to opt for an 8 pin DIP IC for sensing and a TO-220 triac as the power switch. This IC+triac solution, called AVS10, also offers optimal protection against noise.

In order to maximize the design flexibility and reduce turn around time, we chose a semi-custom solution called ANACA. A 12 V CMOS ANACA process used offers mixed analog/digital standard cell capability.

## OPERATION OF THE AVS10 CIRCUIT

A typical application diagram for the AVS10 in a power supply is shown in Fig. 3.

Figure 3. AVS10 Application Schematic Diagram


Figure 4. AVS10 Block Diagram


The series circuit of D1, R6, R7 and C2 provide power for the chip. Pin $1, \mathrm{~V} s$, is a shunt regulator that provides a -9V (nom.) output. R1 and R2 are resistive divider precision resistors that are a measure of the input line. The voltage at Pin 8 varies with the input line. Thus the voltage at Pin 8 is not only a measure of the peak input voltage, but it can also sense line voltage zero crossing. Pins 2 and 3 are inputs to an oscillator. The resistor R3 and C1 set the oscillator frequency. Pin 5 drives the gate of the triac through a $390 \Omega$ resistor. Pin 7 offers the user a choice of two different modes of operation. The block diagram of the IC is given in Fig. 4.

## 1. Decreased Power Dissipation.

Decreased power dissipation is an important advantage of the AVS10. While most discrete AVS schemes need 5 W to 12 W of power, the AVS10 uses about 2 W . This performance is thanks to an innovative gate triggering scheme (Patent Pending). The gate current is made up of a pulse train that has a typical duration of around $23 \mu \mathrm{~s}(45 \mathrm{kHz}+/-5 \%)$. The duty cycle of the pulses is typically $10 \%$. The values of R2 and C3 in Fig. 3 are chosen to give us the pulse frequency.

## 2. Immunity To Voltage Transients.

The triac of the AVS10 is a sensitive gate triac
that is specified to remain off when subjected to $\mathrm{dv} / \mathrm{dt}$ of $50 \mathrm{~V} / \mu \mathrm{s}$. Circuit layout is critical in preventing false $d v / d t$ turn on of the triac [2]. The IC of the AVS10 circuit has a built in digital filter that suppresses the effect of all spikes of less than $200 \mu \mathrm{~s}$ duration.

## 3. Operating In The Failsafe Mode. $\mathrm{V}_{\text {mode }}=\mathrm{V}_{\mathrm{SS}}$.

The mode pin on the AVS10 IC, Pin 7 determines the behavior of the circuit if it is turned on into a line surge/sag situation. If Pin 7 is tied to Vss (Pin 1), the AVS10 circuit is in a failsafe mode. This means that if the device is turned into a bridge mode, it will remain in the bridge mode, even if the voltage were to suddenly dip into the 110 V range.

## 4. Operation In Reactive Mode. $\mathrm{V}_{\text {mode }}=\mathrm{V}_{\mathrm{DD}}$.

If Pin 7, the mode pin, is tied to $V_{D D}$, then the device will switch between bridge and doubler modes if the input voltage changes. If the 110 V input changes to 220 V , then the AVS10 turns the triac off by the next mains cycle. If the 220 V input falls to 110V, the AVS10 circuit has a validation period of 8 mains cycles ( when it verifies that the voltage is still at 110 V ) after which the triac turns on. Thus, safety features are built into the AVS10 circuit. Typical timing diagrams for the two modes are given in Figs. 5 and 6.

Figure 6. $\quad$ Timing diagram $-\mathrm{V}_{\text {mode }}=\mathrm{V}_{\mathrm{SS}}$


Figure 5. $\quad$ Timing Diagram $-V_{\text {mode }}=V_{d d}$


A detailed account of how to set the input voltage threshold is found in [2].

## 5. Additional Safety Features.

Additional steps are taken to enhance the safety of design include starting up always into the bridge mode. There is a delay of around 250 ms at start up before the AVS10 goes into the doubler mode.

Hysteresis is also built into the comparator to prevent small line voltage variations from causing toggling between bridge and doubler modes. Only a voltage variation of over $10 \%$ of the line voltage can cause the AVS10 to change modes.

## CONCLUSION

This paper describes an efficient way of implementing an automatic doubler/bridge circuit. The primary use of this circuit is in 75 W to 500 W SMPS. Other innovative uses are possible. One example would be industrial motor drives which can be designed to accept either 120 V line-toneutral or 208 V line-to-line input.

The main advantages of the AVS10 solution are:

1. High Efficiency. Losses are just 2 W vs. 5 W -10W for discrete schemes.
2. Safety. Uses digital spike suppression, hysteresis, validation of range, a failsafe mode and good control over the triac triggering.
3. Space Optimization., small supply resistor. Good reliability.
4. Ease of Use. Eliminates manual line selection errors.
5. Suitable solution for various power range: AVS10 up to 300W AVS12 up to 500W.

## REFERENCES.

[1] PSMA Handbook of Standardized Terminology for the Power Sources Industry.
Appendix C.
[2] SGS-THOMSON technical note 'How To Use The AVS Kit'.

# HOW TO USE THE AVS KIT 

PRELIMINARY NOTE

## I DESCRIPTION OF THE AVS KIT :

The AVS10, or AVS12, is an automatic mains selector to be used in on line SMP supply with Power up to 500 W . It is made of two devices.

This switch modifies automatically the structure of the input diodes bridge in order to keep a same DC voltage range.


The AVS is compatible with 50 and 60 Hz mains frequency and operates on two mains voltage ranges:

- On range I ( $110 \mathrm{~V}_{\mathrm{RMS}}$ ) the AC voltage varies from 88 to 132 V and the triac is ON : the bridge operates as voltage doubling circuit.
- On range II ( $220 \mathrm{~V}_{\mathrm{fms}}$ ) the AC voltage varies from 176 V to 276 V and the triac is OFF : the circuit operates as full wave bridge.


## II PERFORMANCE OF THE AVS :

The control of the switch is made by the comparison of the mains voltage (VM on pin 8) with internal threshold voltages (VTH and VH on pin 8).

When mains voltage increases from range I to range II the triac conduction is completly stopped before one mains period because VM > VTH.

When mains voltage drops from range II to range I VM becomes lower than VTH - VH. There are two options (V mode on pin 7) :

- $V$ mode $=$ VDD ; the triac triggering is valided 8 mains periods after power on reset.
- V mode $=\mathrm{VSS}$; the triac control remains locked to range II until circuit reset.

III USE OF THE AVS :
Calculation of the oscillator :

The oscillator frequency is determined by the mains frequency ( 50 and 60 Hz ) and the gate control : its required value must be $45 \mathrm{KHz} \pm$ $5 \%$; so the value of components is :

$$
\begin{gathered}
\mathrm{C}=100 \mathrm{pF} / 5 \% \\
\mathrm{R}=91 \mathrm{KOhms} / 1 \%
\end{gathered}
$$

The frequency control is made on pin 3.

Adjustement of the mains mode change :
The measure of the mains voltage is made by a detection of the peak value.
The change of mains range is made by adjustement of resistor bridge and we advice :
$800 \mathrm{kOhms}<\mathrm{R} 1+\mathrm{R} 2<2 \mathrm{mOhms}$
Calculation of the change from range I to range II (on pin 8) :
$[\mathrm{VTH} \cdot(\mathrm{R} 1+\mathrm{R} 2)] /(\mathrm{R} 2 \cdot \sqrt{ } 2)+\mathrm{Vreg} / \sqrt{ } 2=$ max.RMS voltage on Range I

$$
\text { Vreg typ }=-9 \mathrm{~V} \text { and } \mathrm{VTH} \text { typ }=4.25 \mathrm{~V}
$$

Calculation of the change from Range II to range 1 :
$[(\mathrm{VTH}-\mathrm{VH}) \cdot(\mathrm{R} 1+\mathrm{R} 2) / \mathrm{R} 2 \cdot \sqrt{ } 2]+\mathrm{Vreg} / \sqrt{ } 2=$ min. RMS voltage on range II

$$
\text { Vreg typ }=-9 \mathrm{~V} \text { and } \mathrm{VH} \text { typ }=0.4 \mathrm{~V}
$$

## Performance of the power on reset :

The power on reset permits the charge of the bulk capacitors of the SMP supply through soft start circuit.
The triac triggering is valided (on range I) after the validation of power on reset (charge of supply capacitor C) and a temporization of 8 mains periods.

T delay = delay time between power on and triac triggering

$$
\begin{gathered}
\mathrm{Td}=0,89 \cdot \text { Vreg } \cdot \begin{array}{c}
\mathrm{R} . \mathrm{C} /[(\mathrm{V} \text { RMs } \cdot \sqrt{ } 2 / \pi)-\mathrm{R} \cdot \mathrm{Iss}] \\
+8 / \mathrm{f}
\end{array}
\end{gathered}
$$

$$
f=\text { mains frequency }
$$

$$
R=\text { supply resistor }=18 \mathrm{kOhms}
$$

$$
\begin{gathered}
C=\text { supply capacitor }=33 \mu \mathrm{~F} \\
V_{\mathrm{RMS}}=\text { mains voltage }
\end{gathered}
$$

Iss = quiescent supply current of AVS

## Supply of the controller :

The structure of the supply regulator is a shunt regulator and its current must be lower than Iss $\max =30 \mathrm{~mA}$.

In order to have a good behavior of the circuit against mains voltage spikes the pin 4 (VDD) of the integrated circuit has to be connected straightly with the A1 of the triac. In same way the supply diode rectifier and R1 have to be connected to the diode bridge (see typical application diagram).

## Triac control :

Between pin 5 and triac gate there is a resistor in order to limit the gate current; its value is given by the controller supply and triac ; the required value is 390 Ohms (5\%).

## Thermal rating of triac :

The knowlegde of the maximum triac current $l_{\mathrm{TM}}$ and the current pulse width tp in worst case conditions allows to calculate the losses, PT dissipated by the triac :

ITRM $=$ RMs triac current

$$
=\operatorname{lTm}_{\mathrm{T}} \times \sqrt{ } \operatorname{tp} \times \sqrt{ }
$$

$$
\begin{aligned}
\mathrm{PT}= & 4 \cdot \operatorname{tp} \cdot \mathrm{f} \cdot \mathrm{ITM}_{\mathrm{TM}} \cdot \mathrm{~V}_{\mathrm{TO}} / \pi \\
& +\mathrm{rt} \cdot \mathrm{tp} \cdot \mathrm{f} \cdot\left(\mathrm{ITM}^{2}\right)
\end{aligned}
$$

for AVS10CB :
$V_{\text {TO }}=$ threshold voltage of triac $=1.1 \mathrm{~V}$
$\mathrm{rt}=$ on state triac resistance $=49$ mohms
for AVS12CB:

$$
\begin{gathered}
\mathrm{VTO}=1 \mathrm{~V} \\
\mathrm{t}=45 \mathrm{mOhms}
\end{gathered}
$$

The figure 1 of DC general characteristics of triac gives these losses PT versus Itrms for this application. The figure 2 allows to calculate the external heatsink RTH versus PT and Tamb when $\mathrm{Tj}=110 \mathrm{C}$

$$
\begin{gathered}
\mathrm{T} j-\mathrm{T}_{\mathrm{C}}=\mathrm{R}_{\mathrm{TH}} \mathrm{j}-\mathrm{C} A C . \mathrm{PT} \\
\mathrm{Tc}-\mathrm{Tamb}=\mathrm{R}_{\mathrm{TH}} . \mathrm{PT}
\end{gathered}
$$

Example on AVS10 :


Figure 1 and Figure 2 of AVS10 Datasheet

$$
\text { if } t p=2 \mathrm{~ms} \text { and } \mathrm{I}_{\text {TRMS }}=5 \mathrm{~A}
$$

$-\mathrm{PT}=3.8 \mathrm{~W}$
$-\mathrm{TC}=100^{\circ} \mathrm{C}$ if $\mathrm{Tj}=110^{\circ} \mathrm{C}$

- $\mathrm{R}_{\mathrm{TH}}=7.5^{\circ} \mathrm{C} / \mathrm{W}$ if $\mathrm{T}=110^{\circ} \mathrm{C}$ and Tamb $<70^{\circ} \mathrm{C}$


## Annex : AVS demo board

COMPONENT LIST FOR AVS10.

| DESIGNATION | QTE | REFERENCE | OBSERVATIONS | MARQUE |
| :---: | :---: | :---: | :---: | :---: |
| PRINTED CIRCUIT | 1 | 4751 |  |  |
| RESISTANCE | 1 | R1 | 1 MOhms 1\% |  |
| RESISTANCE | 1 | R2 | 18 KOhms 1\% |  |
| RESISTANCE | 1 | R3 | 91 KOhms 1\% |  |
| RESISTANCE | 2 | R4 | 9.1 KOhms 1W |  |
| RESISTANCE | 1 | R6 | 390 Ohms 5\% |  |
| DIODE | 1 | D1 | 1N4007 |  |
| CONDENSATOR | 1 | C1 | $100 \mathrm{pF} 5 \%$ |  |
| CONDENSATOR | 1 | C2 | $33 \mu \mathrm{~F} 16 \mathrm{~V}$ RADIAL |  |
| TRIAC | 1 | IC2 | AVS10CB / AVS12CB | SGS-THOMSON |
| INTEGRATED CIRCUIT | 1 | IC1 | AVS1ACP08 | SGS-THOMSON |
| SUPPORT | 1 |  | CI 8 PINS |  |
| INVERTER | 1 | SW1 | MINIDIP |  |
| SOCKET | 1 | SL 3W | 3 PINS | WEIDMULLER |
| PLUG | 1 | BL3 | 3 PINS | WEIDMULLER |

Products PIN out


Components layout


Printed circuit layout (Copper side) : $1 / 1$ scale


