

Understanding High-Speed Signals, Clocks, and Data Capture

— By Ian King, Applications Engineer

As today's data conversion sample rates for analog-to-digital converters are moving into the Giga Samples Per Second (GSPS) range, systems need to be capable of such high conversion rates and the supporting analog components have to generate and amplify high-frequency signals. In addition to the analog signal path, the circuit areas that the designer should thoroughly understand are the sampling clock and the capturing of digital data at high bit rates. This issue of the *Signal Path Designer* will provide suggested solutions for these two key areas. The following information is particularly relevant for systems that require high-performance ADCs.

Clock Sources

One of the most important sub-circuits within a high-speed data conversion system is the clock source. This is because the timing accuracy of the clock signal can directly affect the dynamic performance of the ADC. To minimize this influence, an ADC clock source must exhibit very low levels of timing jitter or phase noise. If this factor is not considered when choosing a clock circuit, the system could deliver poor dynamic performance irrespective of the quality of the front-end analog input circuitry or ADC. A perfect clock will always deliver edge transitions at precise time intervals. In practice, clock edges will arrive at continuously varying intervals. As a result of this timing uncertainty,




Figure 1. Examples of Clock Signal Spectral Analysis

NEXT ISSUE:

Precision Sensor Interface

 **National
Semiconductor**
The Sight & Sound of Information

Understanding High-Speed Signals...

the signal-to-noise ratio of a sampled waveform can be compromised by the data conversion process.

The maximum clock jitter that can be tolerated from all jitter sources before the noise due to jitter exceeds the quantization noise ($1/2$ LSB). This is defined from the following equation:

$$T_{j(rms)} = (V_{IN(p-p)} / V_{INFSR}) \times (1 / (2^{(N+1)} \times \pi \times f_{in}))$$

If the Input Voltage (V_{IN}) is optimized to equal the full scale range of the ADC (V_{INFSR}), then the jitter requirement becomes a factor of the ADC's resolution (N bits) and the input frequency being sampled (f_{in}).

For input frequencies up to the Nyquist rate (500 MHz for a 1 GSPS conversion rate), the total jitter requirement would be:

$$T_{j(rms)} = 1 \times (1 / (2^{(8+1)} \times \pi \times 500 \times 10^6))$$

$$T_{j(rms)} = 1.2 \text{ ps}$$

This value represents the total jitter from all sources. A source of jitter that can be accounted for within the ADC device itself is called the aperture jitter. This is a timing uncertainty associated with the input sample and hold circuit of the device and should be considered when determining the maximum allowable clock jitter of the clock source.

$$\text{Clock Circuit Jitter} = \text{SQRT} (T_{j(rms)}^2 - (\text{ADC Aperture Jitter})^2)$$

Using the ADC08D1000 as an example, the aperture jitter is given in the datasheet as 0.4 ps, this value tightens the jitter specification for the ADC clock to ~ 1.1 ps.

However, simply matching an oscillator's performance data to the requirements specification may not be enough to obtain the expected result when used in the data conversion system. This is because frequency components that exist alongside the fundamental also play a significant role. It is therefore important to examine the clock signal with a spectrum analyzer and make sure that the energy associated with the fundamental frequency is not spread over too wide a range. Spurs that extend to higher frequencies may be visible and will also have a direct impact on jitter performance. *Figure 1* compares an example of a poor performance clock signal alongside the frequency spectrum that would be expected from a good, clean low-jitter clock source.

Figure 2 shows the recommended clock circuit for the ADC08D1000. It consists of a Phase Locked Loop (PLL) device (LMX2312) connected to a Vari-L Voltage Controlled Oscillator (VCO).

The PLL and VCO maintains the required signal to noise ratio (46 dB) for the ADC08D1000 product up to the Nyquist input frequency. The FFT plot in *Figure 3* shows the dynamic performance of the ADC when clocked at 1 GSPS




Figure 2. PLL and VCO Clock System

Understanding High-Speed Signals...




Figure 3. FFT Plot of a 489 MHz Sine Wave Sampled at 1 GSPS

using the circuit in *Figure 2* to sample an input frequency of 489 MHz.

Data Capture

Sampling signals at high frequencies (1 GSPS and above) means that the digital output data produced by the conversion has to be stored or at least transferred at very fast speeds. The two key issues when handling a billion conversions a second is that of signal integrity between the digital components in the system and also the rate of data transfer for each clock cycle.

To maximize the signal integrity of the digital outputs, high-speed ADCs use Low Voltage Differential Signaling or LVDS (see *Figure 4*).

The main advantage of the LVDS signaling method is that high data rates can be reached for a very low power budget. This is achieved through the use of 2 wires for each discrete signal that is to

be carried across a circuit board or cable. The voltages on each of these conductors swing in opposite directions and also have a very small amplitude (typically 350 mV) when compared to single-ended signaling such as CMOS or TTL. It is because of the inherent noise immunity of the differential circuit that low voltage swings can be used. This in turn means that the signal frequency can be faster as the rise time is shorter.

The signal lines that carry the differential waveform on a circuit board should be designed to have a characteristic impedance of 100 Ohms (defined by the LVDS standard). These lines are then differentially terminated at the receiver with a 100 Ohm resistor to match the line. A signal voltage is generated across this 100 Ohm resistor by a 3.5 mA current source within the transmitter circuit which provides the 350 mV signal swing for the receiving circuit to detect.




Figure 4. A Typical LVDS Circuit

Transmitting the data at high speeds is only half of the problem. Storing the data into a memory array for post processing is also to be considered. The ADC provides a de-multiplexed data output for each of its two channels. Instead of providing a single 8-bit bus running at a data rate equal to the sample rate, the device outputs two consecutive samples simultaneously on two 8-bit data buses. This method reduces the data rate by a half but increases the number of bits. For a 1 GSPS sample rate, the conversion data output from the ADC is 500 MHz. Even at this reduced speed, most discrete or internal FPGA memories would have problems capturing this data reliably. It is therefore beneficial to use a Dual Data Rate (DDR) method where data is presented to the outputs on both the rising and falling edges of the clock. While the data rate remains the same for DDR signaling, the clock frequency is halved again to a more manageable 250 MHz. This frequency is now in the realm of CMOS memory circuits. Before the data can be stored to memory, it requires an intermediate pair of data latches at the input to the FPGA device. The first latch of the pair is clocked using an in-phase data clock, while the second latch is clocked using a signal that is 180 degrees out of phase or an inverted data clock (see *Figure 5*).

To simplify this clocking requirement, FPGAs come equipped with digital clock managers in the form of PLLs (Phase Locked Loop) or DLLs (Delay Locked Loop). These devices allow clock signals to be generated internally that are phase locked to an input clock, and offer phase delay taps of 0, 90, 180, and 270 degrees. This clock management feature allows a DDR clocking scheme to work effectively by providing a precise 180 degree phase-shifted clock. This in turn allows the incoming data synchronous to the falling edge to be captured reliably into a data latch.

After being latched, the incoming data can be transferred to a FIFO memory or Block RAM. From there the data can be easily retrieved by the system micro-controller at a much slower speed for post-capture processing.




Figure 5. FPGA Data Capture Architecture

Summary

Ultra high-speed data conversion offers many challenges to the system designer. This is truly a mixed-signal environment in which all the sub circuits have to be considered carefully to allow the ADC to deliver the optimum dynamic performance. Clock systems that meet the low jitter requirements can be realized economically using off-the-shelf components. Similarly, FPGAs are available today with many supporting features for systems that include full LVDS support and clock management circuits. ■