
## FLIP FLOPS

THE FLIP FLOP WAS INTRODUCED IN FRAMES 17 TO 21 AND THEY SHOWED HOW A NOR GATE & NAND GATE COULD BE WIRED TO PRODUCE A FLIP FLOP.

AFLIP FLOP IS AN IMPORTANT BUILDING BLOCK AS IT IS A BASIC STORAGE CELL - IT HAS A MEMORY.

IN THIS SECTION WE WILL EXTEND FLIP FLOP THEORY AND INTRODUCE SPECIALIZED TYPES OF FLIP - FLOPS.


A FLIP FLOP CAN BE MADE FROM 2 NAND GATES OR 2 NOR GATES FIRSTLY WE WILL DISCUSS THE NAND GATE FLIP FLOP.



NAND FLIP FLOP

THE 2 GATES ARE WIRED SO THAT End OUTPUT FEEDS INTO ONE INPUT OF THE OPPOSITE GATE.


THE INPUT & OUTPUT LINES ARE IDENTIFIED WITH LETTERS:



A FLIP-FLOP HAS ONLY 2 STABLE STATES


- 1. GATE 1 ON: GATE 2 OFF.
- 2. GATE 1 OFF : GATE 2 ON.

DURING THESE STATES THE FLIP FLOP IS CAPABLE OF STORING A PIECE OF BINARY INFORMATION.



IN ONE OF THE STATES THE FLIP FLOP WILL STORE A BINARY 1 & IN THE OTHER STATE IT WILL STORE A BINARY O. IT WILL HOLD THIS INFORMATION AS LONG AS THE POWER IS APPLIED TO THE AND GATES.

THE SIMPLEST TYPE OF FLIP FLOP IS THE LATCH, WE WILL DRAW THE LATCH WITH THE CROSS-COUPLING LINES TO SHOW HOW BOTH GATES ARE INTER-CONNECTED.



THE LATCH HAS 2 INPUTS, LABELED S FOR SET & R FOR RESET. THE S INPUT IS USED TO SET THE LATCH & THUS STORE A BINARY 1, IN THE FLIP FLOP.

THE R INPUT IS USED TO RESET THE FLIP FLOP & THUS STORE A BINARY O.

THESE LETTERS GIVE THE FLIP FLOD ITS MOST COMMON NAME: RS FLIP FLOP FOR RESET-SET FLIP FLOP

THE OUTPUT ARE LABELED Q&Q (Q-BAR OR Q COMPLEMENT) AND REFER TO THE NORMAL OUTPUT (Q) AND THE COMPLEMENT OUTPUT (Q)

THE VALUE STORED IN THE FLIP FLOP IS GIVEN BY THE READING ON THE NORMAL OUTPUT.


THE Q IS AN OUT- OF - PHASE VALUE & IS USED WHEN DESIGNING COMPLEX LOGIC DIAGRAMS. IT CAN, HOWEVER, BE USED TO DETERMINE THE STATE OF THE FLIP FLOP:

IF Q IS HIGH (BINARY 1) THE FLIP FLOP IS RESET.

IF Q IS LOW (BINARYO) THE FLIP FLOP IS SET.

MAND THE MAIN FERTURE OF A NAND GATE IS THIS! INPUTS OUTPUT THE OUTPUT GOES LOW WHEN BOTH INPUTS ARE HIGH. THIS MEANS THE LOW IS THE CONTROLLING INFLUENCE FOR A NAND GATE 0 0 TLIP FLOP AND EACH GATE REQUIRES A LOW 0 1 FOR ITS STATE TO CHANGE. 0 0

FROM THE ARTICLE ON "BUBBLES" WE CAN REDRAW THE NAND GATE FLIP FLOP AS DUAL NEGATED INPUT OR GATES:




THIS BUBBLE INDICATES THE GATE IS ACTIVE WHEN THE INPUT LINE IS LOW.

TAIS WILL HIGHLIGHT THE FACT THAT A LOW IS REQUIRED TO CHANGE THE STATE OF A NAND GATE R-S FLIP FLOP

A LOW ON THE SINPUT WILL SET THE FLIPFLOP.
A HIGH ON THE SINPUT WILL DO NOTHING AS THE INPUT IS ONLY FROM A HIGH VALUE TO A LOW VALUE (THAT IS A SIGNAL CHANGING A LOW ON THE RESET LINE WILL RESET THE FLIP FLOP & THIS LINE CANNOT SET THE FLIPFLOP BY GOING HIGH. ONLY LOWS ACTIVATE THE FLIP FLOP THE FOLLOWING DIAGRAM SHOWS HOW THE FLIPFLOP RESPONDS TO THE INPUT PULSES! THE FLIP FLOP IS INITIALLY SET (IN OTHER WORDS IT IS PRODUCING A HIGH ON OUTPUT Q). S EF INPUTS R 0 HIGH OUTPUTS Q COMPLETE THE Q WAVEFORM. THE FLIPFLOP IS INMALLY SET? THE LOW ON THE RESET LINE AT A RESETS THE F-F. THIS CONDITION CONTINUES UNTIL THE SET PULSE B IS RECEIVED TO SET THE F-F. RESET PULSE C RESETS THE F-F & PULSE D HAS NO EFFECT AS IT IS ALSO A RESET PULSE. PULSE E SETS THE F-F & PULSE F IS ALSO A SET PULSE AND DOES NOT ALTER THE F-F. PULSE G RESETS THE F-F AND PULSE H SETS IT AGAIN. FINALLY PUSE K RESETS F-F. THIS SIMPLE TYPE OF FLIP FLOP SUFFERS FROM ONE TYPE OF PROBLEM WHICH WE HAVE NOT SHOWN IN THE ABOVE DIAGRAM. FOLLOW THROUGH THESE DIAGRAMS AND SEE THIS LIMITATION: (3) TAKE BOTH SET IIM. TAKE THE SETINPUT LOW & RESET INPUTS LOW IM 0 THE INPUTS ARE NORMALLY HIGH & WE HAVE ASSUMED THE FLIP FLOP IS IN THE BOTH OUTPUTS GO HIGH FLIP FLOP 1 IS SET AND RESET STATE THE NOMAL OUTPUT IS HIGH.

IF BOTH INPUTS ARE TAKEN LOW, THE OUTPUTS PRODUCE A HIGHLY UNDESIRABLE CONDITION. THEY BOTH BECOME HIGH! WE LOSE OUR FEATURE OF Q&Q BEING COMPLEMENTARY & WE MUST INTRODUCE MEASURES TO AVOID THIS SITUATION.


THIS THIRD CONDITION IS CALLED "LIMBO" & ONE METHOD OF ELIMINATING IT IS TO PLACE AN INVERTER ON ONE OF THE OUTPUTS. THIS ENSURES THE Q & Q WILL BE COMPLEMENTARY EVEN WHEN BOTH INPUTS GO LOW.
THE INVERTER CAN BE ADDED TO EITHER Q OR Q OUTPUT WITH THE SAME RESULT.




SUMMARY OF THE NAND LATCH - ALSO R-S FLIP FLOP

	INPUTS		OUTPUTS		
	SET	RESET	Q	Q	
	0	0			- PROHIBITED OR LIMBO CONDITION
THIS IS A LOW	0		1	0	- SET CONDITION
THIS IS A LOW TO THE RESET LINE	1	0	0		- RESET CONDITION
			X	X	THE X MEANS EITHER, SET OR RESET & THE X MEANS RESET OR SET.

A SECOND TYPE OF R-S FLIP FLOP CAN BE CONSTRUCTED WITH NOR GATES. IT OPERATES IN A SIMILAR MANNER EXCEPT THAT IT REQUIRES A HIGH ON THE SET OR RESET LINES TO CHANGE THE STATE OF THE FLIP FLOP.



THE FIRST POINT TO NOTE IS THE LABELING OF THE R&S LINES. THEY ARE IN REVERSE TO THE NAND FLIP FLOP. IN THE NOR LATCH A HIGH ON THE SET LINE WILL PRODUCE A HIGH ON THE Q OUTPUT. A HIGH ON THE RESET LINE WILL PRODUCE A LOW ON THE Q OUTPUT.



## SUMMARY OF THE NOR LATCH (R-S FLIP FLOP)

INPUTS		OUTP	UTS	
SET	RESET	Q	Q	
0	0	X	X	- EITHER SET OR
0	1-1	0		- RESET CONDITION
1	0		0	- SET CONDITION
1		0	0	_ UNDESIRABLE CONDITION .
	SET O	O O I	O O X O I O	SET RESET Q Q O O X X O I O I

## DEBOUNCING A SWITCH

AHIGH ON THE RESET

LINE

A HIGHON THE SET LINE.

THE NAND & NOR LATCHES CAN BE SUCCESSFULLY USED AS DEBOUNCE CIRCUITS FOR MECHANICAL SWITCHES. THE IMPORTANT FEATURE OF THESE CIRCUITS IS THE FACT THAT THEY DO NOT CHANGE STATE WHEN THE SWITCH IS DPENED BUT ONLY ON CLOSING THE CONTACTS.

NEITHER DOES IT CHANGE STATE ON RE-CLOSING THE CONTACTS BACK TO THE SAME GATE.

