


This technical article was updated on July 23, 2020.

My previous post discussed the requirements for a high-throughput data-acquisition (DAQ) system and how to select the right precision op amp to drive the SAR ADC. In this post, I'll discuss the circuit configuration required to drive the SAR ADC, how that circuit configuration affects operational amplifier (op amp) stability, and the measured data of the OPA625 op amp settling to 16 bits in less than 500ns in a design with the ADC.

Step 1: Size the capacitor in the RC charge bucket

Figure 1 shows the circuit configuration required to drive the <u>ADS8860</u> with the <u>OPA625</u>. The charge-bucket portion of the circuit consists of the capacitor, C_{FLT} , and resistors, R_{FLT} . The charge bucket has two main functions. The first is to reduce kickback noise caused by the internal switching in the <u>ADS8860</u>. The second is to quickly charge the sample-and-hold capacitor of the <u>ADS8860</u>. The gain network consists of R_F , R_I and C_F . The gain network sets the DC gain and helps stabilize the <u>OPA625</u>.



Equation 1 shows how to calculate the value for C_{FLT}:

$$C_{FLT} \ge 20 \times C_{SH}$$
 (1)

The sample-and-hold capacitor of the $\underline{ADS8860}$ is 59pF; therefore C_{FLT} must be at least 1180pF. Choosing the closest standard value of capacitors, let's use 1200pF.

Step 2: Balance the capacitor with a resistor

Having a capacitive load on the output of an op amp degrades a device's phase margin. Therefore, we must use a resistor, R_{FLT} , to help stabilize the <u>OPA625</u>. Although a large R_{FLT} resistor value will increase the phase margin substantially, it will also increase the settling time. To balance phase margin and settling time, R_{FLT} was selected to be 12Ω .

This application requires a DC gain of 2V/V. Equation 2 shows the gain equation for a noninverting op amp.

$$G = 1 + \frac{R_F}{R_I} \tag{2}$$

Setting $R_F = R_I = 5k\Omega$ yields a gain of 2V/V.

Figure 2 shows the phase margin of the $\underline{OPA625}$ based on an R_{FLT} of 12Ω , gain-setting resistors of $5k\Omega$ and no C_F .




Figure 2: Phase margin with no C_F

Without a feedback capacitor, the $\underline{OPA625}$ only has 15 degrees of phase margin. For the $\underline{OPA625}$ to be considered stable, I need at least 45 degrees of phase margin. Figure 3 shows the phase margin of the $\underline{OPA625}$ using a 1pF capacitor for C_F .




Figure 3: Phase margin with C_F=1pF

The results

Using a 1pF capacitor for C_F increases the phase margin to 46 degrees, so the $\underline{OPA625}$ is now considered stable.

Figure 4 shows the final circuit configuration and component values.




Figure 4: Final circuit configuration

Figures 5 and 6 show measured data of the <u>OPA625</u> driving the <u>ADS8860</u> and settling to one-half least significant bit (LSB) in 360ns.

Rising Edge Settling




Figure 5: Rising edge settling




Figure 6: Falling edge settling

By choosing the $\underline{OPA625}$ as the ADC driver, sizing an appropriate capacitor for the charge bucket, and balancing R_{FLT} and C_{F} to stabilize the $\underline{OPA625}$, I was able to obtain my design goal of settling to one-half

- LSB in less than 500ns. So the next time you need to achieve fast settling for a high-performance multiplexed DAQ system with high throughputs, consider using the OPA625.

Additional resources

- Download data sheets for the ADS8860 and OPA625.
- Watch on-demand training courses on stability and more in <u>TI Precision Labs Op Amps</u>.



0 comments
1 0 members are here