

PC Hardware Interfacing Part 9

This month we'll carry on with the interfacing of the 8250 chip, seeing how to give it interrupt capabilities, among other things.

STEVE RIMMER

In the last installment of this series, we started to examine the circuitry which interfaces the popular 8250 serial port chip to a PC's peripheral bus. As we've seen before, the first step in any interfacing project for the PC is to decode the I/O addresses. With this safely behind us, we can have a look at some of the additional glue that's required to make the chip run.

In looking at a schematic of a completed serial port for the PC... we're still not there this month, although we're getting closer... it may seem that there are just wires everywhere, and that very little of the circuitry makes any obvious sense. One imagines that the whole thing really evolved out of the chip manufacturer's application notes. In fact, this is not the case... the 8250 predates the first PC's, and, unless the notes have changed recently, they don't mention anything about associating the 8250 with an 8086 series processor.

Just as it's possible to design the 8250 interface, as we're doing, wholly from a functional understanding of the chip and the bus it's to be interfaced to, so too can you read the completed schematic in the same way. The easiest way to understand anything with a large scale integration device in it is to understand the device and work your way backwards.

The 8250's support circuitry makes fairly decent sense if you stand in the middle and look outwards.

Address Unknown

As of last month, our 8250 design will know when it is being addressed by the lower portion of the address bus. It does not know when the address is valid, however, nor does it know whether it's intended to read, write or shut up when it sees one of its addresses. To solve these problems, more circuitry is required.

You probably could have guessed that.

The first problem is to make our card distinguish between, for example, this operation:

```
MOV DX, 03F8H
OUT DX, AL
```

and this operation:

```
MOV DX, 03F8H
MOV [DX], AL
```

In the first case, data will be sent to the port 03F8H, which is, in fact, one of the ports our card is decoding. If this happens, we want our card to sit up and do something about the goings on of the bus. In the second case, data is simply being written to location 03F8H of the current memory segment, which has nothing to do with serial port I/O.

In both cases, however, the address 03F8H will appear on the lower portion of the address bus.

The way the processor differentiates

between these two operations at the hardware level is through the use of its control lines. In the first case, it would pull the IOW line. In the second, it would pull the MEMW line. By watching the former line, our card can decide whether it should be doing something with the number on the address bus.

The 8250 is capable of watching the IOW line directly. Obviously, when the processor wants to send data to a peripheral device... pulling IOW... the 8250 should read the data. To this end, it provides two read enable lines, DISTR and DISTR. We'll be using DISTR, and tying DISTR to ground. The two polarities of this function exist in the 8250 because it was designed as a generic serial port chip. Other processors might need a line going the other way, and they could use DISTR rather than DISTR and an inverter.

Likewise, the processor will pull IOR when it expects data to come from the 8250. In this case, we will use the write enable line of the chip, DOSTR. This, too, also comes in a reverse polarity version, DOSTR, which we'll tie low. DOSTR connects directly to the IOR line of the PC's bus.

Interruptus Once Again

We won't get into the programming of the interrupt capabilities of the 8250 for several months, but we have to wire the beast up now. Its powerful capabilities for

