General-Purpose Interface Board for the ISA Bus

A simple, inexpensive alternative for interfacing real-time, home-brewed applications to the PC.

Like many of you, I enjoy tinkering with electronic projects. Over the years, my projects have progressed from simple analog circuits to complex designs incorporating various forms of digital control. One of the most frustrating hurdles faced along the way was the lack of a simple method to test the digital interface.

personal computer seemed to be the ideal candidate for the job. Unfortunately, interfacing to standard serial communication (COM) and parallel (LPT) ports was often frustrating considering the hardware and software constraints. The remainder of this article details the theory and construction of a generalpurpose input/output (GPIO) card for IBM ISA/EISA bus-compatible systems. The GPIO provides a simple, inexpensive method for interfacing real time, home-brewed applications to the PC and is intended as an alternative to existing COM and LPT ports. Parts for the card, including the homemade printed circuit board, cost about \$10.

The GPIO provides all of the address decoding and bus buffering required to equip an ISA/EISA-compatible PC with 24, independently controllable external I/O lines. none of which significantly affect the structure.

Application boards connected to the IBM expansion bus should also comply with the following guidelines to prevent interference with other resident hardware:



Fig. 1. ISA connector layout.120 73 Amateur Radio Today • September 2002

Technical background

The majority of IBM PC-, XT-, ATcompatible personal computers, with the exception of the IBM PS/2, utilize the "Industry Standard Architecture" (ISA) bus structure for the addition of feature cards. The ISA connector is detailed in Fig. 1 and associated signals are defined in Table 1. The original PC and XT versions incorporated 8-bit processors. A single, dual-in-line, 62-pin connector is specified which provides access to 20 address lines, 8 data bits, power supplies, and control lines. The advent of the AT platform prompted an expansion of the original ISA bus, formally referred to as "Extended Industry Standard Architecture" (EISA), to accommodate the 16 data bits and 24 address lines of the 286 processor. Compatibility is maintained with existing ISA hardware by means of a secondary connector rather than changes to the original bus structure. Three minor changes were made,

1. No more than (2) TTL-LS loads attached to any given bus line.

2. NMOS, LSI components should be buffered from the connector as they can neither supply sufficient drive to the bus nor tolerate the negative spikes which may exist.

Boards must comply with predefined addressing.

4. Tri-state buffers should be utilized to prevent bus contention.

Theory of operation

The schematic for the GPIO card is provided in **Fig. 4**. The board incorporates U1 and U2, 74LS138, 3 to 8 decoders, to comply with standard IBM PC/XT/AT port allocations, while U3, an 74LS245 octal, tri-state transceiver, buffers the bidirectional data bus. The decoders utilize address lines A2–A9 to locate the general-purpose board at I/O port locations \$300–\$31F. IBM-

PIN	SIGNAL	DESCRIPTION		
A2	D7	Bi-directional data bus - description relates to processor initiated bus cycle		
43	De	and and the set of the		
LA.S	De	WRITE assesses along data on the bus prints to the pilling along at 1000 on MEMORY which		
144	LDS	WRITE - processor places data on the bus prior to the rising edge of IOW or MEMW which		
AS	D4	clocks the data into the port or latch		
A6	D3			
A7	D2	READ - port or memory must place data on the bus prior to the rising edge of IOR or MEMR		
18	DI	which latches the data into the processor		
A9	D0			
A12	A19	Address lines - 20 lines that provide 1Mbyte of memory addressing. Only lines A0-A15 are used for port addressing		
A31	AO			
		CONTROL SIGNALS		
AI	I/O CH CK	I/O channel check - active low signal used to inform processor of parity error in I/O or memo		
A10	VO CH RDY	I/O channel ready - input to processor used to generate wait states by extending the length of bus cycles for slow memory or I/O		
A11	AFN	Address Enable - signal asserted by the direct memory access (DMA) controller to indicate a		
	nen -	DMA cycle is in progress. Typically used to disable I/O decoding such that DMA data is not		
	neare and	inadvertentiy used as a port address.		
B2	RESET DRV	Reset drive - used to initialize system logic during power up. This signal is synchronized with the falling edge of OSC		
BII	MEMR	Memory read / write - active low signals used to control memory read & write operations		
812	MEMW	reality read white the signed area to competition of the operations		
012	IOP	UO word (write notive low clearsh word to control UO and and & write constitues		
013	ION	100 read / write - active low signals used to collutor DO port read ac write operations		
814	IOW			
B30	OSC	System oscillator which provides a 70 ns (14.31818 Mhz) squarewave		
B20	CLOCK	4.77 Mhz or 7.16 Mhz waveform depending upon system type		
B28	ALE	Address Latch Enable - low to high transition indicates beginning of a processor initiated bus cycle. System bus does not contain valid address information when ALE is asserted. Valid address information is latch on the high to low transition of ALE.		
		POWER SUPPLIES		
BL B10 B31	GND	system ground		
B1 B20	HSV	ay nem Bround		
05, 047	CTV CTV			
85	-34			
87	-12V			
89	+12V			
1		INTERRUPTS		
84	IRQ2 (IRO9)	Interrupt request - An interrupt is generated by asserting the IRQ line and holding it high until the processor acknowledges the request. The request is typically acknowledged in the interrupt		
875	IRO3	service routine (ISR). The ISR may use the OUT command to get a UO nort hit which notifie		
824	IROA	the device to mine (150). The lock may use the OOT continuand to set a 100 port on which Boulies		
024	inQ4	the device to release the inquine. Inque is the highest priority hardware interrupt available on		
823	IRQS	the bus. IRQ2, pin B4, is replaced with IRQ9 in systems which utilized the EISA bus. The		
822	IRQ6	system's BIOS typically redirects the IRQ9 vector to that of IRQ2 to maintain compatibility.		
B21	IRQ7			
Die	DROL	DMA CONTROL LINES		
518	DRQI	DMA Request - synchronous channels used by peripheral to obtain DMA service. DMA		
86	DRQ2	request must remain high until the corresponding DACK line goes low. DRQ0 is not available		
816	DRQ3	on the bus as it is used to refresh the system's dynamic RAM.		
B19	DACK0	DMA Acknowledge - active low signals used to acknowledge DMA request (DROx). DACK(
317	DACKI	is used to refresh dynamic RAM.		
326	DACKS			
015	DACKS			
515	DACKS			
THE OTHER OF THE OTHER OFTE OTH	- T107 1	The second of the second state of the second s		

Scrambling News

915 NW First Ave., Suite 2902, Miami FL, 33136 305-372-9427 www.scramblingnews.com

Pay TV and Satellite Descrambling 2002 NEW! - satellite and cable. Includes latest information. \$19.95 plus \$1.75 shipping. Hacking Digital Satellite Systems Video 2002 New! - \$29.95 plus \$3.50 shipping.
Scrambling News Online - Online service for those interested in satellite television news. \$59.95/year. \$59.95/yr. Pay TV and Satellite Descrambling Series CD-Rom - all 13 volumes over 300 pages, \$59.95 plus \$3.50 shipping.

Best Deal - Everything listed above for only \$99.95 plus \$3.50 shipping.

The Gordon West Study Guides

Examination Test Questions & Answers for General Class and Extra Class with explanations of the answers



General Class \$12.95 Plus \$3.50 S&H



Extra Class \$14.95 Plus \$3.50 S&H

Table 1. ISA bus pin definitions.

compatible systems reserve these port addresses for prototype cards such as this. A bank of address-select jumpers is provided to allow the user to select from eight distinct 4-byte address blocks within the allocated space. The jumper configuration is shown in Fig. 2.

The decoder section also utilizes the Input/Output Read (IOR), Input/ Output Write (IOW), Address Enable (AEN), and Address Latch Enable (ALE) lines from the system expansion bus. The IOR and IOW signals control the direction of read and



WANTED

Fun, easy to build projects for publication in 73.

For more info, write to:

Joyce Sawtelle, 73 Amateur Radio Today, 70 Hancock Road Peterborough NH 03458.



Fig. 2. J3 address block (shown with jumper installed for \$300-303).

A1	A0	IOW	IOR	FUNCTION
0	0	1	0	read Port A data
0	0	0	1	write to Port A
0	1	1	0	read Port B data
0	1	0	1	write to Port B
1	0	1	0	read Port C data
1	0	0	1	write to Port C
1	1	1	0	undefined
1	1	0	1	write PPI control register

Table 2. 82C55 PPI internal registers.

73 Amateur Radio Today · September 2002 21

	40	20	
PC6	•	•	PC5
PC7	0	•	PC4
PA3		•	PC0
PA2	•		PC1
PA1		•	PC2
PA0	0	•	PC3
PA7	•	•	PB0
PA6	•	•	PB1
PA5	0	•	PB2
PA4		•	GND
+5V	•		GND
PB7	0	•	+5V
PB6			+5V
PB5		•	SPARE
PB4	•	•	SPARE
PB3			SPARE
+12V			SPARE
+12V		•	IRQ2(IRQ9)
-12V		•	-5V
-12V			-5V
	21	1	

Fig. 3. J2 output connector (rear view).

write operations. These IOR and IOW lines are active low signals which may be asserted by either the processor during port operations or the controller during direct memory access (DMA). The high-level AEN signal seen during DMA cycles inhibits the decoder, thereby preventing accidental interpretation of the data transferred during the process as a valid port address. The processor initiates a bus cycle by asserting and holding ALE until the address bus stabilizes. The ALE signal inhibits the decoder during this period to prevent activation during undefined processor bus states.

A valid port address activates the decoder. The decoder enables the chip-select (CS) on the 82C55 and the U3 data buffer. The general-purpose card also uses address lines A0 and A1 to select one of the four individual registers within the 82C55 programmable peripheral interface (PPI). The IOR/IOW lines and A0 and A1 can now provide access to the 82C55's internal registers as detailed in **Table 2**. A complete data sheet, including a description of the 82C55 registers, is available at [www. intersil.com/data/fn/fn2/fn2969/fn2969.pdf].



Fig. 4. GP10 schematic.

22 73 Amateur Radio Today . September 2002



Fig. 5. GPIO PCB layout.

Construction

printed circuit board (PCB) artwork | wire-wrap and hard-wired construction. provided in Figs. 5, 6, and 7. The The circuit can be constructed on original interface card utilized a proeither a prototype card or with the totype board with a combination of the long wire-wrap pins. The PCB is

The card functioned well, but occupied the space of two ISA slots because of

GENERAL PURPOSE INTERFACE CARD T. MARCHESE, REV 10, 2002 COMPONENT SIDE 00-0 0-00000 0000000 00 00 00 00 00 00 00 21 1 00000000 00 0

Fig. 6. GPIO PCB component side.



Fig. 7. GPIO PCB solder side.

provided to simplify construction and minimize the space requirements as the card fits in a single, short slot of the ISA bus. The circuit board includes provisions for J2, a 40-pin connector which matches up nicely with ribbon cable. The J2 connector and cable allows easy access to all of the 82C55's 24 input/output lines. The ±5V, ±12V, and ground lines from the bus are also made available to the user on J2.

The printed traces are relatively thin. Current drawn from these lines should be limited to less than 20 mA. Extreme caution must be exercised when using these lines as they are tied directly to the computer system's power supply. Remember to protect the computer from damage by adding fuses to the power supply lines when they are used by an external application.

for the application. Incorporating a large fuse to protect the system's power supply will undoubtedly result in damage to your application board if a fault occurs. Second, accessing an external fuse is typically easier than opening the computer and removing the GPIO card. This sounds good on paper, but I'll let you know if I damage my first GPIO card. IRQ2 is also available on J2, as real-time applications often use a hardware interrupt. Please note that this interrupt is mapped to IRQ9 in EISA bus systems. A test routine, written in QBasic, is provided here for assessing the card's functionality after construction is complete. The program simultaneously toggles each of the 24 I/O pins. Testing is straightforward: Run the program, then measure any of the PA(x), PB(x), or PC(x) pins with a voltmeter. The output should toggle between less than 0.5V to greater than +4.5V. Save this program, as it will also facilitate testing of the card if problems occur at a later time.

Fuses are purposely not included on

Name	Туре	Description	Cost	Jameco P/N
U1	74LS138	3 to 8 decoder/demultiplexer	\$0.29	46607
U2	74LS138	3 to 8 decoder/demultiplexer	\$0.29	46607
U3	74LS245	Octal bus transceiver, tristate	\$0.39	47212
U4	74LS00	Quad 2-input NAND gate	\$0.19	46252
U5	82C55	Programmable peripheral interface	\$4.95	52425
C1-C5	-	0.1 µF mylar cap	-	-
J2	-	40-pin header	\$0.55	53604
-	-	Printed circuit board		-

Table 3. Parts list.

24 73 Amateur Radio Today • September 2002

¹ Test program for General Purpose Interface Card ¹ Program toggles all PPI bits between high & low ¹ state to facilitate testing. The address jumper, J2 ¹ is assumed to be in the \$300-303 position.

'Description Hex Decimal

Address Address

Port A Read / Write	\$300	768
'Port B Read / Write	\$301	769
' Port C Read / Write	\$302	770
' PPI Control Register	\$303	771

Written by Tony Marchese, AB2LX, 2002

DECLARE SUB timep (x)

Rcontrol = 771

' numpulses may be increased if a longer test time is required

numpulses = 10high = 255low = 0

'set PPI to Mode 0 which configures all interface lines as outputs

OUT Rcontrol, 128

' set up to output (qty) of pulses FOR qty = 1 TO numpulses

' set all output bits to the high state

Test program.

Conclusions

The GPIO has come in handy for several projects, including as an interface to a stand-alone LCD matrix. The LCD required special timing and control signals which were not readily available from the parallel port. The GPIO provided an easy method to investigate the interface requirements, as the control signals and sequences to the display could be easily manipulated using relatively short QBasic routines.



portstate = high CLS PRINT "Port Bits = 1 " PRINT "Pulse Number: "; qty timep (portstate)

'clr all output bits to the low state

portstate = low CLS PRINT "Port Bits = 0 " PRINT "Pulse Number: "; qty timep (portstate)

NEXT quy

END

SUB timep (portstate)

PortA = 768PortB = 769PortC = 770

' time delay routine holds output pulse in portstate for time = duration

FOR duration = 1 TO 20000

OUT PortA, portstate OUT PortB, portstate OUT PortC, portstate

NEXT duration

END SUB

