# DESIGN OF CLASS-D AUDIO POWER AMPLIFIERS IN SOI TECHNOLOGY 

Marco Berkhout<br>Philips Semiconductors Nijmegen


#### Abstract

The design of integrated class-D audio power amplifiers is discussed. The amplifiers are realized in an SOI based BCDtechnology that is inherently free from latch-up. The core of a class-D amplifier is the switching output stage. Accurate control of the switch timing is essential for good audio performance. In order to achieve this, detailed knowledge of the transient dynamics is necessary. Robustness is the crucial thread throughout the design. Robustness is complicated by high voltages and the switching of large currents in the output stage. Further the output stage needs to be robust against all sorts of fault conditions such as short circuits and electro-static discharge.


## 1. Introduction

The operating principles of class-D amplifiers have been known for a long time, but only recently semiconductor manufacturers are able to produce reliable integrated class-D amplifiers of sufficient quality [1]. The audio performance of modern class-D amplifiers equals or even exceeds that of conventional class-AB amplifiers. The distinguishing feature of class-D amplifiers is the high efficiency which allows for smaller heatsinks or higher output power before running into thermal limitations. This is especially advantageous in multichannel systems such as DVD receivers. The main drawback of class-D amplifiers is that the switching at the output is a source of electro-magnetic interference (EMI). A careful optimization of the application is crucial. Also, class-D amplifiers require an external lowpass filter that contains at least one inductor which adds to the cost.

## 2. Operating Principle

The core of a class-D amplifier is the switching output stage. A block diagram is shown in figure 1. The switching output stage consists of two large switches $S_{H}$ and $S_{L}$ and a switch control block. The function of the output stage is a
simple one: switching the output node $V_{\text {out }}$ up and down between the supply rails $V_{s s P}$ and $V_{d d P}$. This results in a square wave signal with a frequency that generally lies between 200 kHz and 800 kHz . The audio signal is embedded in the output signal using some form of pulse-width modulation (PWM). Many forms of PWM exist [2], all having their specific advantages and disadvantages. However, a discussion on PWM is beyond the scope of this paper.


Figure 1. Class-D output stage
Ultimately both the audio performance and EMI are largely determined by the switching output stage. Accurate control of the switch timing is essential to reproduce the PWM signal with sufficient fidelity. Usually, the switch control includes a break-before-make arrangement that prevents the power switches $S_{L, H}$ from conducting simultaneously. This results in a period of time where control of the output voltage is lost which is appropriately called the dead time. During the dead time the output current $I_{\text {out }}$ flows through one of the fly-back diodes $D_{L, H}$. Dead time is one of the dominant sources of distortion in class-D amplifiers [3].

## 3. SOI Technology

Design starts with the selection of an appropriate technology. For class-D audio amplifiers a BCD (Bipolar, CMOS, DMOS) processes is an almost inevitable choice. The bipolar transistors are indispensable for analog circuits where noise and offset are important. The CMOS allows for integration of modest size logic circuits for interfacing and control functions. Finally, DMOS transistors are almost perfect power switches featuring high breakdown voltage and low onresistance plus the ability to conduct current in both directions.
A process that is particularly suitable for switching applications is A-BCD [4] which is an SOI based BCD technology. The dielectric isolation between the
integrated components makes designs in A-BCD inherently free from latch-up phenomena. Consequently, the backgate diodes of the DMOS power transistors in the switching power stage can be exploited as fly-back diodes without the need for external schottky diodes. In conventional bulk technologies external diodes are often necessary to prevent injection of minority carriers into the substrate which can lead to latch-up.


Figure 2. Cross-section of a 60 V N-DMOS in $A-B C D$
The A-BCD process includes DMOS transistors with breakdown voltages ranging from 12 V to 120 V . Further, a range of resistors, capacitors and (zener-) diodes is available. A cross-section of a 60 V DMOS transistor in A-BCD is shown in figure 2.


Figure 3. Class-D output stage with nDMOS power transistors
A particularly advantageous feature of A-BCD is the remarkably small reverse recovery charge associated with the backgate diodes of the DMOS transistors.

The reverse recovery charge is almost an order of magnitude smaller than that of comparable DMOS transistors in bulk technology. The small reverse recovery charge makes A-BCD especially suited for switching applications since reverse recovery is one of the major sources of EMI.
In integrated circuits n -channel DMOS transistors are often preferred over p channel because of their lower $R_{o n}{ }^{*}$ Area product. A switching output stage with nDMOS switches is shown in figure 3. A separate low voltage power supply $V_{a u x}$ is used for the driver of the lowside power transistor $M_{L}$. An external bootstrap capacitor $C_{\text {boot }}$ serves as a floating power supply for the driver of the highside power transistor $M_{H}$. This configuration enables the gate of the highside power transistor $M_{H}$ to be driven with a voltage higher than the power supply voltage $V_{d d p}$. Each time the output $V_{o u t}$ switches to the lowside, bootstrap capacitor $C_{b o o t}$ is (re)charged through bootstrap diode $D_{\text {boot }}$. In order to guarantee that the gate drive of the power transistors is not disturbed by steep voltage transients at the output node $V_{\text {out }}$, a latch is included in the drivers. The latches are set and reset by a switch control unit. The highside latch switches up and down with the output node $V_{\text {out }}$. This means that a levelshifter is needed to enable the communication between the switch logic and the highside latch. The levelshifter has to be insensitive to the voltage transients at the output node $V_{\text {out }}$.

## 4. Robustness in High Voltage Circuit Design

Robustness is a general requirement for any (integrated) circuit. Three domains can be distinguished: normal operation, electrostatic discharge (ESD) and fault conditions.

### 4.1. Normal Operation

A circuit should be inherently robust under normal operating conditions. Although this may seem obvious this is not a trivial matter in high voltage electronics. Usually only a small selection of the available components is capable of handling the entire supply voltage. Especially the gate-oxides of (D)MOS transistors are vulnerable and precautions have to be taken in order to protect them from damage. For this reason the driver of the lowside power transistor $M_{L}$ uses a separate low voltage supply $V_{\text {aux }}$. The voltage swing at the output node can be 60 V or more while the gate-source voltage of $M_{L}$ is limited to 12 V . Since the bootstrap capacitor $C_{b o o t}$ is charged from $V_{a u x}$ the gate-source voltage of the highside power transistor $M_{H}$ is automatically also limited to 12 V . Cascodes are widely applied throughout high voltage circuits. The 5 V NMOS transistors tend to have better noise and matching characteristics than the high voltage DMOS transistors. Therefore, current mirrors are often realized in NMOS with DMOS cascodes as shown in figure 4(a). Another typical circuit structure is the cascoded bipolar differential pair shown in figure 4(b). The
breakdown voltage of the NPN transistors in A-BCD is limited to about 18 V so a DMOS cascode is sometimes required to limit the collector voltage.
Special attention is needed to avoid floating nodes. Consider the circuit shown in figure 4(c). Suppose the gate of DMOS transistor $M_{l}$ is connected to 12 V and the drain to 60 V . As long as the switch is closed, resistor $R_{l}$ pulls down the source of $M_{I}$ to at least one threshold below the gate voltage. But when the switch is opened the source of $M_{I}$ becomes floating. The leakage current through the backgate diode of $M_{I}$ pulls the source up towards the drain resulting in an increasing voltage across the gate-oxide that eventually leads to destruction of the device. This is prevented by the clamp diode $D_{I}$ that limits the reverse gatesource voltage. Alternatively, a very small standby current can be drawn from the source to prevent the source voltage from floating.


Figure 4. High voltage circuit techniques (a) currentmirror cascode (b) differential pair cascode (c) gate-source clamp

A robustness issue directly related to class-D is caused by the switching of large currents at the output. Unfortunately, DMOS transistors have a rather effective bipolar parasite that causes the device to snap back to a highly conductive bipolar mode when the breakdown current exceeds a critical level. A typical breakdown characteristic of a DMOS transistor is shown as the solid line in figure 5(a). The hold voltage $V_{\text {hold }}$ usually lies well below the supply voltage. In this mode the current capability is very limited and the device can easily be destroyed.
Consider the situation shown in figure 5(b) where the highside power transistor $M_{H}$ is conducting and a substantial current $I_{\text {out }}$ flows from the positive supply $V_{d d P}$ towards the output $V_{o u t}$. This current also flows through the series inductor $L_{h}$ that accounts for the parasitic inductance of the bondwires and leadfingers. When the highside power transistor $M_{H}$ is switched off the current through inductor $L_{h}$ decreases rapidly which causes the voltage at the drain of $M_{H}$ to rise.

At the same time the continuing output current $I_{\text {out }}$ pulls down the voltage at the source of $M_{H}$. The resulting drain-source voltage can easily exceed the breakdown voltage $B V_{d s}$ of $M_{H}$. If $M_{H}$ snaps back this would destroy the output stage. A similar situation can happen with the lowside power transistor $M_{L}$.


Figure 5. High current switching (a) breakdown characteristics (b) parasitic inductance.

The voltage overshoot caused by the series inductors can be limited effectively using an ESD diode $Z_{\text {esd }}$ as shown in figure 5(b) When the supply voltage overshoots, the protection triggers and clamps the drain-source voltages of the power transistors to a safe value. The dissipation in the diode $Z_{\text {esd }}$ during high current switching is a few orders of magnitude smaller than that of an ESD discharge since the parasitic inductors are very small and so is the amount of stored energy. Of course, the ESD diode $Z_{\text {esd }}$ also protects the output stage against actual ESD zaps.

### 4.2. Electrostatic Discharge

Robustness against ESD is in general achieved by adding dedicated protection devices to a circuit. The purpose of these ESD protections is to divert the discharge current and prevent it from flowing through the circuit itself. Under normal operating conditions the ESD protections should be inactive. The breakdown behaviour of $Z_{\text {esd }}$ in figure 5(b) is shown as the dashed line in figure 5(a). The reverse breakdown behavior of the device is characterized by the following parameters:

## $\mathbf{B V}_{\text {esd }}$

Breakdown voltage. Below this voltage the protection does not conduct. $\mathbf{V}_{\mathrm{T}}, \mathbf{I}_{\mathrm{T}}$

Trigger voltage/current for bipolar turn-on. Above this current the protection snaps back to a state of high conductivity.
$V_{\text {hold }}$
Hold voltage. Below this voltage, the protection shuts down again. $\mathbf{V}_{\text {ESD }}(\mathbf{I})$

Clamp voltage at a given discharge current I. This voltage depends on the width of the device and determines the ESD level that can be reached.
$\mathbf{V}_{\mathrm{T} 2}, \mathrm{I}_{\mathrm{T} 2}$
Fail voltage/current. Above this current the protection is destroyed.
In contrast to the DMOS transistor breakdown, the ESD protection can conduct substantial current after snapping back without being destroyed. Also the difference between the trigger voltage $V_{T l}$ and hold voltage $V_{\text {nold }}$ is much smaller. Clearly, the ESD protection devices should be applied so that they do not hamper normal operation of the circuit that they are supposed to protect. Thus during normal operation, the voltage across the device should remain below the hold voltage $V_{\text {hold }}$. This is especially important for protections that are connected between supply rails. In the A-BCD process, three protection devices are available with hold voltages of about $5 \mathrm{~V}, 8 \mathrm{~V}$ and 12 V . For higher supply voltages these device can be stacked. For example, a 32 V protection can be realized by making a stack of two 12 V protections and one 8 V protection. The parameters of the stack can be estimated by simply adding the parameters of the components. In this manner a whole range of ESD protection circuits can be tailored for many different situations.
The ESD protections should be placed such that the discharge current of an ESD pulse applied between two arbitrary pins of an IC always flows through one or more protection devices and not through the circuit. An exception is made for very large components in the circuit such as the backgate diodes of the power transistors or the bootstrap diode. These devices are capable of handling large currents without being damaged. It is not practical to insert an ESD protection between each pair of pins of an IC. A 24 -pin IC would require 552 protections. The goal is to use a minimal number of protections while maintaining a path through one or more ESD protections between any pair of pins. A complicating factor in power amplifiers is that usually separate power supplies are used for small signal analog, digital and power circuits. Further each channel often also has its own power supply. This can lead to intricate discharge current paths. Consider for example the circuit shown in figure 6. Here the class-D switching output stage shown earlier in figure 2 has been extended with ESD protections. Two antiseries 12 V protections $Z_{s s P}$ connect the relatively quiet digital ground $V_{\text {ssD }}$ to the noisy power ground $V_{\text {ssp }}$. The highside and lowside drivers are each
protected by a single 12 V protection $Z_{\text {boot }}$ and $Z_{\text {aux }}$. The switch control block has a separate positive digital supply $V_{d d D}$ and is protected by $Z_{d d D}$. The protection $Z_{\text {esd }}$ across the output stage is a stack of five 12 V protections yielding a 60 V protection. Now suppose an ESD pulse is applied between the bootstrap pin $V_{\text {boot }}$ and the positive digital supply $V_{d d D}$. The discharge path then goes through $Z_{\text {boot }}$, the backgate diode of $M_{H}, Z_{e s d}, Z_{s s P}$ and $Z_{d d D}$ yielding a total of seven reverse and three forward voltage drops which amount to at least 85 V .


Figure 6. ESD current path example
As is illustrated by this example, the voltages that appear across the components in the circuit during a electro-static discharge can be quite different from the voltages during normal operation. In this case a careful inspection of the levelshifter circuit is required since this circuit is connected to both $V_{\text {boot }}$ and $V_{d d D}$. Sometimes, special measures have to be taken to make a circuit more robust against ESD. This can be achieved by strategically adding diodes and resistors to the circuit. Consider the configuration shown in figure 7(a). Here transistor $M_{i}$ can be a current source connected to the negative supply rail $V_{\text {sss }}$ and $M_{2}$ the input diode of a current mirror connected to the positive supply rail $V_{d d A}$. Both transistors have their source and backgate connected. A stack of three ESD protections $Z_{l}$ is connected between the supply rails. The diode $D_{l}$ serves to block the reverse current path through the backgate diodes of $M_{I}$ and $M_{2}$. A discharge current flowing from $V_{s s A}$ to $V_{d d A}$ would otherwise flow through the two backgate diodes in the circuit instead of the three diodes in the ESD stack. Sometimes it is not practical to add an additional ESD protection to protect a
single component in a circuit. In that case it is also possible to add series resistance in the circuit in order to limit the current when the component breaks down.

(a)

(b)

Figure 7. ESD measures (a) blocking reverse current paths (b) limit breakdown currents

For example, in the circuit shown in figure 7(b). the voltage that occurs between gate and drain of transistor $M_{3}$ may exceed the breakdown voltage of the device. As was explained earlier the diode $D_{2}$ protects the gate-oxide from being damaged. Now if $M_{3}$ goes into breakdown the resistor $R_{I}$ limits the current through the device, thus avoiding snapback. Clearly, for the output power transistors, adding series resistance is not a viable option.

### 4.3. Fault Conditions

Robustness against a number of fault conditions can be required. In most consumer applications the output terminals of audio power amplifiers are directly connected to the loadspeaker connectors. Therefore audio power amplifiers should be robust against accidental short circuits that can be made between the output(s) and supply lines. Short circuits come in many forms. During robustness testing shorts are applied with short and long wires, variable resistors (strangle) and inductors between the outputs and supply lines with the output signal varying from mute to clipping. In one particularly nasty test a contact probe is dragged along a coarse file to emulate an intermittent short. A full short circuit protection usually consists of at least an overtemperature protection (OTP) and an overcurrent protection (OCP) [5,6]. Overcurrent detection can be done efficiently using scaled replica transistors biased at a small reference current as shown in figure 8. For the lowside the drain voltage of the output power transistor $M_{L}$ is compared to the drain voltage of replica $M_{\text {reflow }}$ as shown in figure $8(\mathrm{a})$. The comparison is only valid if $M_{L}$ is switched fully on
in which case $V_{\text {gatelow }}$ equals $V_{\text {aux }}$. When $M_{L}$ is switched off the comparator is decoupled from the output node by switch $S_{l}$.


Figure 8. Overcurrent detection (a) lowside (b)highside
At the highside the source voltages of the highside power transistor $M_{H}$ and replica $M_{\text {refigh }}$ are compared as shown in figure 8(b). If $M_{H}$ is switched on then $V_{\text {gatehigh }}$ equals $V_{\text {boot }}$. Because $V_{\text {boot }}$ is coupled to $V_{\text {out }}$, both comparator inputs are decoupled by switches $S_{2,3}$ when $M_{H}$ is switched off.


Figure 9. Supply pumping (a) sourcing current from positive supply (b) charging decoupling capacitor negative supply

A different fault condition can be caused by the class-D amplifier itself. Most power supplies are only capable of sourcing current. In figure 9 this is illustrated by means of series diodes $D_{\text {ssp }}$ and $D_{d d P}$ in the supply rails. Consider the case where a current $I_{\text {out }}$ is flowing out of the amplifier towards the load. When the
highside power transistor $M_{H}$ is switched on the current can be sourced by the positive power supply $V_{d d P}$ as shown in figure 9(a). However, when the lowside power transistor $M_{L}$ is switched on, the current can not be sunk by the negative power supply $V_{s s P}$ and has to flow throught the decoupling capacitor $C_{s s P}$ as shown in figure 9(b). This causes the voltage across $C_{s s P}$ to increase, which unbalances the supply voltage. This mechanism is called supply pumping and can lead to destruction of the amplifier if the output current $I_{\text {out }}$ does not change direction. An overvoltage protection prevents the supply voltage to be pumped up to unsafe values by shutting down the amplifier. Also an unbalance protection can be desired which limits the amount of unbalance between the positive and negative supply voltages. Note that supply pumping does not occur in bridge-tied-load (BTL) configuration.

## 5. Design of Class-D Output Stages

As mentioned earlier, one of the dominant sources of distortion in class-D amplifiers is dead time. Therefore, minimal dead time is an important issue in class-D output stage design. To this end, a thorough understanding of the switching dynamics is essential.

### 5.1. Switching Dynamics

The switching dynamics of a class-D output stage can be analyzed with the simplified schematic shown in figure 10 . The input signals $i n_{\text {high }}$ and $i n_{\text {low }}$ refer to the output voltage $V_{\text {out }}$ and negative supply $V_{s s P}$ respectively. The switching dynamics at the output $V_{\text {out }}$ depend on the size of the power transistors $M_{L}$ and $M_{H}$, driver transistors $M_{p h}, M_{n h}, M_{p l}$ and $M_{n l}$ and on the output current $I_{o u t}$. At first, the output current $I_{\text {out }}$ is assumed to be zero. Now suppose that the lowside power transistor $M_{L}$ is conducting and so the output $V_{\text {out }}$ is low. When switching the output $V_{\text {out }}$ from lowside to highside the following sequence of events occurs. First, signal $i_{l_{l o w}}$ goes high and $M_{L}$ is switched off by discharging the gate through lowside pull-down transistor $M_{n}$. The output $V_{\text {out }}$ remains low but shows a small step caused by capacitive feedthrough. This situation remains unchanged during the dead time. After the dead time signal in $_{\text {high }}$ goes low and highside pull-up transistor $M_{p h}$ starts to charge the gate of the highside power transistor $M_{H}$. As soon as the highside gate-source voltage $V_{g s h}$ exceeds the threshold voltage $V_{T}$, highside power transistor $M_{H}$ starts conducting and the output $V_{\text {out }}$ starts to rise rapidly. During the transient of the output voltage $V_{\text {out }}$ the highside gate-source voltage $V_{g s h}$ stalls because all available current $I_{p h}$ from highside pull-up transistor $M_{p h}$ is now used to discharge the highside gate-drain capacitance $C_{g d h}$. The highside gate-drain capacitance $C_{g d h}$ appears much larger due to the well-known Miller-effect. The slewrate of the output voltage is thus determined by:

$$
\begin{equation*}
\frac{d V_{o u t}}{d t}=\frac{I_{p h}}{C_{g d h}} \tag{1}
\end{equation*}
$$

Note that at the same time, this same slewrate appears across the lowside gatedrain capacitance $C_{\text {gdl }}$. Since both power transistors are identical, the current through $C_{\text {gdl }}$ equals the current through $C_{g d h}$. This current $I_{n l}$ flows through lowside pull-down transistor $M_{n l}$ and causes the lowside gate-source voltage $V_{g s l}$ to rise. The size of $M_{n l}$ should be made such that this voltage remains below the threshold voltage $V_{T}$ to avoid cross conduction.


Figure 10. Simplified Class-D Powerstage
In other words, the ratio of the on-resistance $R_{p h}$ and $R_{n l}$ of highside pull-up transistor $M_{p h}$ and lowside pull-down transistor $M_{n l}$ should be such that:

$$
\begin{equation*}
\frac{R_{n l}}{R_{n l}+R_{p h}}<\frac{V_{T}}{V_{\text {boot }}-V_{\text {out }}} \tag{2}
\end{equation*}
$$

After the transition of the output $V_{\text {out }}$ has finished, the highside gate-source voltage $V_{g s h}$ continues to rise until the gate of highside power transistor $M_{H}$ is fully charged while the gate of lowside power transistor $M_{L}$ is (again) fully
discharged. The gate-source voltages $V_{g s l}$ and $V_{g s h}$ and the output voltage $V_{o u t}$ for this transition are shown in figure 11.


Figure 11. Voltage transients with $I_{\text {out }}=0$
If the output current $I_{\text {out }}$ is not equal to zero the situation changes. Consider the case where a small current $I_{\text {out }}$ of about 100 mA is flowing into the amplifier. The corresponding voltage transients are shown in figure 12.


Figure 12. Voltage transients with $I_{\text {out }}=100 \mathrm{~mA}$
As can be seen, the gate-source voltages $V_{g s l}$ and $V_{g s h}$ are similar to the case where $I_{\text {out }}$ is zero. The output voltage $V_{\text {out }}$ however looks quite different. This time, as soon as the lowside power transistor $M_{L}$ is switched off, the output current starts charging the output $V_{\text {out }}$. The slewrate is determined by the output
current $I_{\text {out }}$ and the capacitance at the output node $V_{\text {out }}$. After the dead time the highside power transistor $M_{H}$ is switched on and slewrate is now again determined by equation (1). This results in a characteristic dual slope output voltage from which the dead time can easily be determined.


Figure 13. Voltage transients with $I_{\text {out }}=10 \mathrm{~A}$
As the output current $I_{\text {out }}$ increases, so does the slewrate of the output voltage $V_{\text {out }}$ during the dead time until is exceeds the slewrate determined by equation (1). Consider again the previous example but with a large current $I_{o u t}$ of about 10A flowing into the amplifier. As soon as the lowside power transistor $M_{L}$ switches off the output current $I_{\text {out }}$ starts to charge the output node $V_{\text {out }}$, pulling it towards the highside. In this case the slew rate is limited by the following mechanism. Due to the increased slewrate at the output $V_{\text {out }}$ the current that is forced through the gate-drain capacitance $C_{g d l}$ is also larger than in the previous case. This current $I_{n l}$ flows through lowside pull-down transistor $M_{n l}$. which results in a voltage drop that now prevents the lowside transistor from switching off. The lowside gate-source voltage $V_{g s l}$ stalls at a value above the threshold voltage $V_{T}$. In this case the slewrate of the output voltage is determined by:

$$
\begin{equation*}
\frac{d V_{\text {out }}}{d t}=\frac{I_{n l}}{C_{g d l}} \tag{3}
\end{equation*}
$$

At the same time the highside power transistor $M_{H}$ is prevented from switching on because the highside pull-up transistor $M_{p h}$ is too small to deliver the necessary current. Only after the transition of the output $V_{\text {out }}$ has finished the highside power transistor $M_{H}$ can be switched on. The corresponding voltage transients are shown in figure 13.

If the direction of the output current $I_{\text {out }}$ is reversed the switching dynamics and voltage transients as shown in figure 11 remain largely unchanged. The only difference is that during the dead time, the output current $I_{\text {out }}$ flows through the backgate diode of lowside power transistor $M_{L}$. Now as soon as the highside power transistor $M_{H}$ is switched on, the backgate diode of lowside power transistor $M_{L}$ is reverse biased instantly. This causes a short but high reverse recovery current that flows between the supply lines. Reverse recovery current is one of the main sources of EMI in class-D. When switching the output $V_{\text {out }}$ from highside to lowside, the same sequence of events occurs with the role of lowside and highside interchanged. Now the slewrate is determined by:

$$
\begin{equation*}
\frac{d V_{o u t}}{d t}=-\frac{I_{p l}}{C_{g d l}} \tag{4}
\end{equation*}
$$

while the ratio between the on-resistance $R_{p l}$ and $R_{n h}$ of lowside pull-up transistor $M_{p l}$ and highside pull-down transistor $M_{n h}$ should be such that:

$$
\begin{equation*}
\frac{R_{n h}}{R_{n h}+R_{p l}}<\frac{V_{T}}{V_{a u x}-V_{s s P}} \tag{5}
\end{equation*}
$$

In practice the drivers of the highside and lowside are made identical. This can be done because the highside and lowside driver have about the same supply voltage since the bootstrap capacitor $C_{\text {boot }}$ is charged to $V_{\text {aux }}$ when the output $V_{\text {out }}$ is low.


Figure 14. Highside driver undervoltage protection
When the output $V_{\text {out }}$ is high the highside driver is supplied by the bootstrap capacitor $C_{\text {boot }}$ and is essentially floating which poses a potential problem for the
class-D output stage. If the voltage $V_{b o o t}$ decreases too much the pull-down transistor $M_{n h}$ is not low-ohmic enough to keep the highside power transistor $M_{H}$ switched off during a falling edge of the output $V_{\text {out }}$. In this case both power transistors would be conducting simultaneously which could destroy the class-D output stage. To avoid this, the highside driver is equiped with an undervoltage protection as shown in figure 14. Resistor $R_{l}$ pulls down the gate of $M_{l}$ until the voltage $V_{\text {boot }}-V_{\text {out }}$ becomes higher than three threshold voltages which is enough for proper operation. A hysteresis window around the undervoltage level is realized by transistor $M_{4}$ and resistor $R_{2}$.

### 5.2. Zero Dead Time

In figures 11, 12 and 13 can be seen that the name dead time has indeed been chosen appropriately. During the dead time nothing happens. In case the output current is small or zero the dead time is merely a waiting state. In case the output current is large all events take place immediately after the lowside power transistor $M_{L}$ is switched off, regardless of the dead time. Consequently, the dead time can be made shorter without influencing the switching dynamics as described before. Consider what happens in the previous examples if the dead time would be reduced to zero [7]. In the starting situation lowside power transistor $M_{L}$ is switched on and highside power transistor $M_{H}$ is switched off.



Figure 15. Zero dead time voltage transients
Consequently, the gate of lowside power transistor $M_{L}$ is discharged through lowside pull-down transistor $M_{n l}$ while at the same time the gate of highside power transistor $M_{H}$ is charged through highside pull-up transistor $M_{p h}$. Because of the ratio of the driver transistors the discharge of the gate of lowside power
transistor $M_{L}$ goes faster than the charge of the gate of highside power transistor $M_{H}$, the gate-source voltages of $M_{L}$ and $M_{H}$ reach the threshold level $V_{T}$ at about the same time. At this time the output voltage $V_{\text {out }}$ starts to increase according to equation (1) and the behaviour is further identical to that described previously The gate-source voltages $V_{g s l}$ and $V_{g s h}$ and the output voltage $V_{o u t}$ for this zero dead time case are shown in figure 15 . As can be seen in figure 15, the gatesource voltage transients are more or less identical to those in figure 11 except for the absence of dead time. Apparently, dead time is not necessary for correct operation. When the driver transistors have the correct ratio the transitions at the output are self-regulating.


Figure 16. Zero dead time voltage transients with Iout=10 A
This is also true in case the output current $I_{o u t}$ is not zero. For small output currents the voltage transients remain similar to those shown in figure 15. The voltage transients for a large output current $I_{o u t}$ of about 10 A are shown in figure 16. As can be seen the voltage transients are virtually identical to those in figure 13. Consequently, it can be concluded that a class-D output stage with zero dead time is possible provided that the driver transistors are properly dimensioned and the input signals of the drivers are each others inverse. Obviously this latter is the most difficult part. What is needed is a means to set and reset the latches in the highside and lowside drivers simultaneously, i.e. the set and reset signals should have equal delays. For this purpose a fast levelshifter is required.

### 5.3. Levelshifters

A fast and robust levelshifter is necessary to transfer the set and reset signals to the latch in the highside driver. The latch is implemented by two inverters connected in a loop as shown in figure 17(a). The latch can be set and reset by

PMOS pull-up transistors $M_{s, r}$. Note that for proper operation, the signals $s$ and $r$ are not allowed to overlap by being pulled down simultaneously. The signal delay in the levelshifter should not depend on the voltage difference that needs to be shifted since the highside driver can be at both highside and lowside voltage level. A simple but current-hungry implementation is shown in figure 17(b). The signals $s_{a}$ and $r_{a}$ are meant to be the levelshifted inverse of the set and reset signals and are used as inputs for the driver latch. The pull-down transistors $M_{l, 2}$ have to be dimensioned such that their drain currents cause the appropriate voltage drop across the pull-up resistors $R_{l, 2}$. For low current consumption the resistors need to be high-ohmic which conflicts with the speed requirement.


Figure 17. Levelshifting (a) latch (b) simple levelshifter (c) current efficient levelshifter

A more current efficient solution is shown in figure 17(c). The latch formed by transistors $M_{7,8}$ can be toggled by pull-down transistors $M_{3,4}$. Transistors $M_{5,6}$ serve to limit the voltage on the nodes $s_{b}$ and $r_{b}$. Suppose the reset signal is high and the set signal is low. In this case node $r_{c}$ is pulled down through $M_{6}$ to a level that is one threshold voltage higher than $V_{\text {out }}$ while node $r_{b}$ is pulled down towards $V_{s s b}$. On the other side node $s_{c}$ is pulled up towards $V_{b o o t}$ by $M_{7}$. and $s_{b}$ is pulled up to $s_{c}$ through $M_{5}$. In this situation no current flows. As reset goes low the voltages remain the same but now nodes $r_{b}$ and $r_{c}$ have become floating. Now as set goes high nodes $s_{b}$ and $s_{c}$ are pulled down instantly. However, since $M_{7}$ is still switched on, node $s_{c}$ is not pulled down completely but stalls at a level determined by the dimensions of $M_{5}$ and $M_{7}$. In this situation a substantial current flows through the branch $M_{3}, M_{5}, M_{7}$. On the other side $M_{8}$ is switched on partially and starts pulling up node $r_{c}$ and $r_{b}$. If the dimensions of $M_{6,8}$ and $M_{5,7}$ are the same, node $r_{c}$ stalls at the same level as $s_{c}$. This situation continues
until node $r_{b}$ is pulled up to the level of $r_{c}$. Then $r_{b}$ and $r_{c}$ are pulled up to $V_{b o o t}$, $M_{7}$ shuts down and $s_{c}$ is pulled down to one threshold above $V_{o u t}$. These voltage transients are shown in figure 18.


Figure 18. Voltage transients in level shifter
The signals $s_{c}$ and $r_{c}$ are meant to be the inverse of the set and reset signals. However, as can be seen in figure 18 the signals $s_{c}$ and $r_{c}$ are distorted and overlap for a significant time which translates to a delay at the latch output $Q$. This delay depends on the voltage level that needs to be shifted and occurs because $M_{7}$ and $M_{3}$ are conducting at the same time, counteracting each other.


Figure 19. Fourstroke levelshifter

Note that after the set signal goes high the node $s_{c}$ is pulled down instantly while after the reset signal goes high the node $r_{c}$ is pulled down instantly. This property is exploited by the circuit shown in figure 19. Two signals, precharge and discharge, are inserted between the set and reset signals. The four signals are subsequently high one at a time in a fixed cyclic sequence. Suppose the reset signal is high and the others are low. In that case nodes $r_{b}$ and $r_{c}$ are at $V_{s s D}$ and one threshold above $V_{\text {out }}$ respectively and all other nodes are at $V_{\text {boot }}$. In this case only nodes $d_{b}$ and $d_{c}$ are pulled up actively by $M_{13}$ while the others are floating. Now as reset goes low, precharge goes high, nodes $p_{b}$ and $p_{c}$ are pulled down unhindered since $M_{14}$ is off. Consequently, $M_{8}$ is switched on fully and nodes $r_{b}$ and $r_{c}$ are pulled up fast. Next precharge goes low and set goes high and the events are repeated with the corresponding components and nodes. In this manner it is avoided that pull-up and pull-down transistors counteract each other. This arrangement is called the fourstroke levelshifter [8]. The resulting transfer delay is extremely small and almost independent of the voltage level that needs to be shifted.


Figure 20. Voltage transients in fourstroke
The corresponding voltage transients are shown in figure 20. As can be seen as soon as the set signal goes high, the node $s_{c}$ is pulled down instantly without stalling. The same holds for reset and node $r_{c}$. Not shown in figure 20 are the precharge and discharge signals which are high in between of the set and reset signals. The precharge signal pulls up node $r_{b}$ before the set signal goes high. Consequently, the stalling problem explained earlier is avoided. The discharge signal does the same with node $s_{b}$. In this manner the delay between the rising edge of the set (reset) signal and the falling edge of the $s_{c}\left(r_{c}\right)$ signal has become very small and almost independent of the voltage level that is shifted. For robustness, the diodes $D_{I-8}$ have been added to the circuit shown in figure 19 .

Diodes $D_{l-4}$ serve to protect the gateoxide of transistors $M_{5,6,11,12}$ when their sources are floating. Diodes $D_{5-8}$ block the reverse current through the backgate diodes during an ESD discharge from $V_{s s D}$ to $V_{\text {boot }}$.


Figure 21. Delay matching highside and lowside
The fourstroke levelshifter is used for both highside and lowside drivers in order to match the signal delays of the set and reset signals as shown in figure 21.


Figure 22. State Machine
The four signals needed for the fourstroke levelshift can readily be generated by a simple state machine as shown in figure 22. The state machine runs through a cyclic pattern of states thus generating the appropriate driving signals for the
fourstroke levelshifters. The highside and lowside are connected such that the set signal for the highside is used as reset for the lowside and vice versa.

## Measurements

The zero dead time arrangement presented previously has been implemented in the output stage of an integrated class-D amplifier. In figure 23 the rising edge of the output signal $V_{\text {out }}$ is shown. For comparison, also the rising edge of a class-D output stage with dead time is shown. As can be seen in figure 23, this dead time is approximately 75 ns which can readily be determined by the characteristic dual slope. The zero dead time version does not show a dual slope which means there is no measurable dead time anymore. For this measurement a supply voltage of 60 V was used.


Figure 23. Rising edge with and without dead time
Figure 24 shows the THD+N of a full-bridge zero dead time class-D output stage in an open loop configuration. A supply voltage of 30 V was used with a $6 \Omega$ BTL load. The measurement was done with a 1 kHz audio signal but distortion does not appear to depend on signal frequency. The PWM input signal is generated by a digital PWM modulator and has a carrier frequency of $352.8 \mathrm{Khz}\left(8 \mathrm{f}_{\mathrm{s}}\right)$. For comparison the THD +N of an almost identical class-D amplifier with 75 ns dead time is also shown. As can be seen the difference in performance is large. The zero dead time distortion stays comfortably below $0.1 \%$ up to the point of clipping making this class-D output stage suitable for open loop class-D audio amplifiers.


Figure 24. $T H D+N$ zero dead time vs. $75 n s$ dead time

## 10. Conclusions

Design of class-D output stages in an SOI-based BCD process has been presented. Special attention was given to the various robustness aspects involved in the design. A study of the switching dynamics in the class-D output stage under various load conditions showed that dead time can be eliminated provided that the timing difference of the signals that drive the power transistors can be made small enough. A fast levelshifter topology was presented with a delay that is independent on the voltage difference that needs to be traversed. Measurements show a significant improvement in performance.

## References

[1] M. Berkhout, "An Integrated 200-W Class-D Audio Amplifier", IEEE Journal of Solid-State Circuits, vol.38, No.7, pp.1198-1206, July 2003.
[2] K. Nielsen, "A Review and Comparison of Pulse Width Modulation (PWM) Methods for Analog and Digital Input Switching Power Amplifiers", $102^{\text {nd }}$ Convention of the Audio Engineering Society, Munich 1997, Preprint 4446.
[3] I.D. Mosely, et al., "Effect of dead time on harmonic distortion in classD audio amplifiers" Electronic Letters, Vol.35, No.12, pp.950-952, June 1999.
[4] J.A. van der Pol, et al., "A-BCD: An economic 100-V resurf silicon-oninsulator BCD technology for consumer and automotive applications", presented at the ISPSD 2000, Toulouse, France.
[5] M. Berkhout, "Integrated Overcurrent Protection for Class-D Power Stages", Proceedings ESSCIRC 2003, pp. 533-536, September 2003.
[6] T. Szepesi, "1MHz 10A Current-Mode DC-to-DC Converter" " ISSCC Dig. Tech. Papers, pp.274-275, Februari 1991.
[7] M. Berkhout, "A Class D Output Stage with Zero Dead Time" ISSCC Dig. Tech. Papers, pp.134-135, Februari 2003.
[8] U.S. Patent 6,476,672, Nov 5, 2002.

