

5mS Delay Unit

C. S. Rushton

The circuit shown will produce a delay of 5 mS from input to output with good correlation between amplitudes over a dynamic range of approximately 40 dB.

The circuit consists of four main sections: an input buffer, a damped resonant RLC circuit, a non-inverting amplifier and a clamping circuit.

The delay can be modified within reasonable limits by adjustment of the RLC network.

