

Drift Compensation Techniques for Integrated DC Amplifiers

Robert J. Widlar
Apartado Postal 541
Puerto Vallarta, Jalisco
Mexico

Introduction

With DC amplifiers, it is usually possible to substantially improve drift performance by using additional circuitry along with some form of adjustment. In fact, one of the reasons that discrete-component operational amplifiers have better input current specifications than monolithic amplifiers is that current compensation is used. Monolithic circuits cannot incorporate these techniques because it is not possible to select components or make adjustments. These adjustments can, however, be made external to the amplifier. This article will discuss a number of compensation methods which can substantially reduce the input currents of monolithic amplifiers, especially in limited-temperature-range applications.

Bias current compensation reduces offset and drift when the amplifier is operated from high source resistances. With low source resistances, such as a thermocouple, the drift contribution due to bias current can be made quite small. In this case, the offset voltage drift becomes important.

A technique is presented here by which offset voltage drifts better than $0.5 \mu\text{V}/^\circ\text{C}$ can be realized. The compensation technique involves only a single room-temperature balance adjustment. Therefore, chopper-stabilized performance can be realized, with low source resistances, in a fairly-simple amplifier without tedious cut-and-try compensation methods.


bias current compensation

The simplest and most effective way of compensating for bias currents is shown in *Figure 1*. Here, the offset produced by the bias current on the inverting input is cancelled by the offset voltage produced across the variable resistor, R_3 . The main advantage of this scheme, besides its simplicity, is that the bias currents of the two input transistors tend to track well over temperature so that low drift is also achieved. The disadvantage of the method is that a given compensation setting works only with fixed feedback resistors, and the compensation must be readjusted if the equivalent parallel resistance of R_1 and R_2 is changed.

National Semiconductor
Application Note 3



AN-3



TL/H/6925-1


Figure 1. Summing amplifier with bias-current compensation for fixed source resistances

Figure 2 shows a similar circuit for a non-inverting amplifier. The offset voltage produced across the DC resistance of the source due to the input current is cancelled by the drop across R_3 . For proper adjustment range, R_3 should have a maximum value about three times the source resistance and the equivalent parallel resistance of R_1 and R_2 should be less than one-third the input source resistance.

This circuit has the same advantages as that in *Figure 1*, however, it can only be used when the input source has a fixed DC resistance. In many applications, such as long-interval integrators, sample-and-hold circuits, switched-gain amplifiers or voltage followers operating from unknown source, the source impedance is not defined. In these cases other compensation schemes must be used.


Figure 3 gives a compensation technique which does not depend upon having a fixed source resistance. A current is injected into the input terminal from the base of a PNP transistor. Since NPN input transistors are used on the integrated amplifier,* the base current of the PNP balances out the

*This is true for all monolithic operational amplifiers presently available.




TL/H/6925-2

Figure 2. Non-inverting amplifier with bias-current compensation for fixed source resistances



TL/H/6925-3

Figure 3. Summing amplifier with bias-current compensation



TL/H/6925-4

Figure 4. Bias-current compensation for non-inverting amplifier operated over large common mode range

base current of the NPN. Further, since a silicon-planar PNP transistor has approximately the same current-gain versus temperature characteristic as the integrated transistors, an improvement in temperature drift will also be realized.[†] However, perfect compensation should not be expected because of unit-to-unit variations in the temperature characteristics of both the PNP transistor and the integrated circuit.

Although the circuit in Figure 3 works well for the summing amplifier connection, it does have limitations in other applications. It could, for example, be used for the voltage follower configuration by connecting the base of the PNP to the non-inverting input. However, this would reduce the input


[†]If the operational amplifier uses a Darlington input stage, however, the drift compensation will not be nearly as good.

impedance (to about 150 M Ω) because the current supplied by the PNP will vary with the input voltage level.

If this characteristic is objectionable, the more-complicated circuit shown in Figure 4 can be used.

The emitter of the PNP transistor is fed from a current source so that the compensating current does not vary with input-voltage level. The design of the current source is such as to give it about the same characteristics as those on the input stage of the better monolithic amplifiers[‡] to give closer compensation with changes in temperature and supply voltage. The circuit makes use of the emitter base voltage differential between two transistors operated at different collector currents.^{1,2} Although it is recommended in the references that these transistors be well matched, it is not really necessary since the devices are operated at much different collector currents.

Figure 5 shows another compensation scheme for the voltage follower connection. This circuit is much simpler than that shown in Figure 4, but the temperature compensation is not quite as good. The compensating current is obtained through a resistor connected across a diode which is bootstrapped to the output. The diode acts as a regulator so that the compensating current does not change appreciably with signal level, giving input impedances about 1000 M Ω . The negative temperature coefficient of the diode voltage also provides some temperature compensation.




TL/H/6925-5

Figure 5. Voltage follower with bias-current compensation

All the circuits discussed thus far have been tailored for particular applications. Figure 6 shows a completely-general scheme wherein both inputs are current compensated over the full common mode range as well as against power supply and temperature variations. This circuit is suitable for use either as a summing amplifier or as a non-inverting amplifier. It is not required that the DC impedance seen by both inputs be equal, although lower drift can be expected if they are.

As was mentioned earlier, all the bias compensation circuits require adjustment. With the circuits in Figures 1 and 2, this is merely a matter of adjusting the potentiometer for zero output with zero input. It is not so simple with the other circuits, however. For one, it is difficult to use potentiometers because a very wide range of resistance values are required to accommodate expected unit-to-unit variations. Resistor selection must therefore be used. Test circuits for selecting bias compensation resistors are given in Figure 7.

[‡]The 709 and the LM101.



TL/H/6925-6

Figure 6. Bias-current compensation for differential inputs

offset voltage compensation

The highly predictable behavior of the emitter-base voltage of transistors has suggested a unique drift compensation method; it is shown in Reference 3 that the offset voltage drift of a differential transistor pair can be reduced by about an order of magnitude by unbalancing the collector currents such that the initial offset voltage is zero. The basis for this comes from the equation for the emitter-base voltage differential of two transistors operating at the same temperature:

$$\Delta V_{BE} = \frac{kT}{q} \log_e \frac{I_{S2}}{I_{S1}} - \frac{kT}{q} \log_e \frac{I_{C2}}{I_{C1}} \quad (1)$$

where k is Boltzmann's constant, T is the absolute temperature, q is the charge of an electron, I_S is a constant which depends only on how the transistor is made and I_C is the collector current. This equation is derived in Reference 2.

It is worthwhile noting here that these expressions make no assumptions about the current gain of the transistors. It is shown in References 5 and 6 that the emitter-base voltage is a function of collector current, not emitter current. Therefore, the balance will not be upset by base current (except for interaction with the DC source resistance).

The first term in Equation (1) is the offset voltage of the two transistors for equal collector currents. It can be seen that this offset voltage is directly proportional to the absolute temperature—a fact which is substantiated by experiment.⁴ The second term is the change of offset voltage which arises from operating the transistors at unequal collector currents. For a fixed ratio of collector currents, this is also proportional to absolute temperature. Hence, if the collector currents are unbalanced in a fixed ratio to give a zero emitter-base voltage differential, the temperature drift will also be zero.

Experiment indicates that this is indeed true. Thermal drifts less than $100 \mu\text{V}$ over the -55°C to $+125^\circ\text{C}$ temperature range have been realized consistently. In order to obtain these low drifts, however, it is almost necessary to use a monolithic transistor pair, since a 0.05°C temperature differential will give a $100 \mu\text{V}$ drift. With a monolithic pair, the physical proximity of the devices as well as the high thermal conductivity of silicon holds this differential to an absolute minimum.

For low drift, the transistors must operate from a low enough source resistance that the voltage drop across the source due to base current (or base current differential if both bases see the same resistance) is insignificant. Furthermore, the transistors must be operated at a low enough collector current that the emitter-contact and base-spreading resistances are negligible, since Equation (1) assumes that they are zero.

A complete amplifier using this principle is shown in Figure 8. A monolithic transistor pair is used as a preamplifier for a conventional operational amplifier. A null potentiometer, which is set for zero output for zero input, unbalances the collector load resistors of the transistor pair such that the collector currents are unbalanced for zero offset. This gives minimum drift. An interesting feature of the circuit is that the performance is relatively unaffected by supply voltage variations: a 1V change in either supply causes an offset voltage change of about $10 \mu\text{V}$. This happens because neither term in Equation (1) is affected by the magnitude of the collector currents.




Figure 7. Test circuits for selecting bias-compensation resistors

TL/H/6925-7




Figure 8. Example of a DC amplifier using the drift-compensation technique

TL/H/6925-8

In order to get low drift, it is necessary that the gain of the preamplifier be high enough so that the drift of the operational amplifier does not degrade performance. The gain can be determined from the expression for the transconductance of the input transistors:

$$\frac{\partial I_C}{\partial V_{BE}} = \frac{qI_C}{KT} \quad (2)$$

The voltage gain is

$$A_V = \frac{\partial V_{OUT}}{\partial V_{IN}} \quad (3)$$

$$= \frac{\partial I_C}{\partial V_{BE}} R_L \quad (4)$$

where R_L is the average value of the two collector load resistors on the input stage and I_C is the average of the two collector currents.

Substituting Equation (2), this becomes

$$A_V = \frac{qI_C R_L}{KT} \quad (5)$$

$$= \frac{qV_{RL}}{KT} \quad (6)$$

The input referred drift is then

$$\Delta V_{IN} = \frac{\Delta V_{OS} + R_L \Delta I_{OS}}{A_V}$$

where ΔV_{OS} is the offset voltage drive of the operational amplifier and ΔI_{OS} is its offset current drift.

Using Equation (7),

$$\Delta V_{IN} = \frac{KT (\Delta V_{OS} + R_L \Delta I_{OS})}{qV_{RL}} \quad (8)$$

With the circuit shown in Figure 8, Equation (8) gives a 25 μV input-referred drift for every 10 mV of offset voltage drift or for every 100 nA of offset current drift. It is obvious from this that the offset current drift is most important if an operational amplifier with bipolar input transistors is used.

Another important consideration is the matching of the collector load resistors on the preamplifier stage. A 0.1-percent imbalance in the load resistors due to thermal mismatches or any other cause will produce a 25 μV shift in offset. This includes the balancing potentiometer which can introduce an error that will depend on how far it is set off midpoint if it has a different temperature coefficient than the resistors.

The most obvious use of this type of low drift amplifier is with thermocouples, magnetometers, current shunts, wire strain gauges or similar signal sources where very low drift is required and the source resistance is low enough that the bias currents do not cause a problem. The 0.5 to 1 $\mu V/^{\circ}C$ drift* realized with this relatively simple amplifier over a $-55^{\circ}C$ to $+125^{\circ}C$ temperature range compares favorably with the drift figures achieved with chopper amplifiers: 0.4 $\mu V/^{\circ}C$ for mechanical choppers, 0.5 $\mu V/^{\circ}C$ with photoelectric choppers over a $0^{\circ}C$ to $55^{\circ}C$ temperature range and 2 $\mu V/^{\circ}C$ with field-effect-transistor choppers over a $-55^{\circ}C$ to $+125^{\circ}C$ temperature range. In order to give some appreciation of the level of performance, it is interesting to note that no substantial improvement in performance would be realized by operating the amplifier in a temperature-controlled oven. Any improvement would be masked by various thermo-electric effects not directly associated with the amplifier unless extreme care were taken in the choice of input lead

*Drifts of 0.05 $\mu V/^{\circ}C$ over a 0 - $50^{\circ}C$ temperature range were reported in Reference 3 using matched discrete transistors in one can.

material, the method of making connections and the balancing of thermal paths. These factors are, in fact, important when making oven tests to verify the drift of the amplifier since thermoelectric effects can easily produce drift voltages larger than those of the amplifier if they are not properly handled.

summary

A number of compensation circuits designed to increase the DC resolution of monolithic operational amplifiers have been presented. Both current compensation techniques for high impedance levels as well as methods of achieving chopper-stabilized drift performance at low impedance levels have been covered.

Fairly-simple current compensation which requires that the impedance levels be fixed have been described along with compensation which is effective in cases where the source impedance is not well defined. This latter category includes long-interval integrators, sample-and-hold circuits, switched-gain amplifiers or voltage followers which operate from an unknown source. The application of these schemes is generally limited to integrated amplifiers since modular amplifiers almost always incorporate current compensation.

The drift-reduction techniques provide stabilities better than $0.5 \mu\text{V}/^\circ\text{C}$ for low impedance sources, such as thermocouples, current shunts or strain gauges. With a properly designed circuit, compensation depends only on a single room temperature adjustment, so excellent performance can be obtained from a fairly-simple amplifier.

references

1. R. J. Widlar, "A Unique Circuit Design for a High Performance Operational Amplifier Especially Suited to Monolithic Construction," *Proc. of NEC*, Vol. XXI, pp. 85-89, October, 1965.
2. R. J. Widlar, "Some Circuit Design Techniques for Linear Integrated Circuits," *IEEE Trans. on Circuit Theory*, Vol. XII, pp. 586-590, December, 1965.
3. A. H. Hoffait and R. D. Thorton, "Limitations of Transistor DC Amplifiers," *IEEE Proc.*, Vol. 52, pp. 179-184, February, 1964.
4. A. Tuszynski, "Correlation Between the Base-Emitter Voltage and Its Temperature Coefficient," *Solid State Design*, pp. 32-35, July, 1962.
5. C. T. Sah, "Effect of Surface Recombination and Channel on P-N Junction and Transistor Characteristics," *IRE Trans. on Electron Devices*, Vol. ED-9, pp. 94-108, January, 1962.
6. J. E. Iwersen, A. R. Bray, and J. J. Kleimack, "Low-Current Alpha in Silicon Transistors," *IRE Trans. on Electron Devices*, Vol. ED-9, pp. 474-478, November, 1962.