


LOW-DRIFT/LOW-NOISE dc AMPLIFIER



EDN

Fig. 39-2

Figure 39-2's circuit combines a low-noise op amp, IC₁, with a chopper-based carrier-modulation scheme to achieve a low-noise, low-drift dc amplifier whose performance exceeds any currently available monolithic amplifier. The amplifier's offset is less than 1 μV , and its drift is less than 0.05 $\mu V/^\circ C$. This circuit has noise within a 10-Hz bandwidth less than 40 nV. The amplifier's bias current, which is set by the bipolar input of IC₁, is about 25 nA.

The 74C04 inverters (IC₃ to IC₆) form a simple 2-phase square-wave clock that runs at about 350 Hz. The complementary oscillator signals (O_1 and O_2) provide drive to S₁ and S₂, respectively, causing a chopped version of the input to appear at IC₁'s input. IC₁ amplifies this ac signal. S₃ and S₄ synchronously demodulate IC₁'s square-wave output. Because S₃ and S₄ switch synchronously with S₁ and S₂, the circuit presents proper amplitude and polarity information to IC₂, the dc output amplifier. This output stage integrates the square wave to provide a dc voltage output. R₁ and R₂ divide the output and feed it back to the input chopper where the divided output serves as a zero signal reference. The ratio of R₁ and R₂ sets the gain, in this case to 1 000.